wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Commit Graph

  • c2e9240b7d OPAE rtl fixes Blaise Tine 2020-05-08 08:28:28 -07:00
  • 13dfd5c8c7 rtl multicore fix Blaise Tine 2020-05-07 02:20:12 -04:00
  • de9fc68ccc opae fixes Blaise Tine 2020-05-06 21:14:53 -07:00
  • 59cc0d5be9 rtl multicore fix Blaise Tine 2020-05-06 13:33:16 -04:00
  • 330bbc4f56 rtl gpr multicore fix Blaise Tine 2020-05-06 09:05:10 -04:00
  • b1fdf0a947 fix rtl gpr zero Blaise Tine 2020-05-06 05:25:20 -04:00
  • 7e748e4e38 rtl refactoring Blaise Tine 2020-05-05 16:28:14 -04:00
  • 5def6d0da6 rtl refactoring Blaise Tine 2020-05-05 13:32:50 -04:00
  • 2ab90e9436 rtl refactoring Blaise Tine 2020-05-05 13:31:50 -04:00
  • b7e892ee16 rtl refactoring Blaise Tine 2020-05-05 10:46:48 -04:00
  • f142afac80 rtl refactoring Blaise Tine 2020-05-04 20:12:05 -04:00
  • 69f607b73e rtl refactoring Blaise Tine 2020-05-03 17:10:02 -04:00
  • a1dc90b951 rtl cache refactory Blaise Tine 2020-04-30 17:12:18 -04:00
  • 814ac50d12 RTL code refactoring Blaise Tine 2020-04-23 14:24:53 -04:00
  • 2846809823 RTL code refactoring Blaise Tine 2020-04-23 14:12:08 -04:00
  • f79067fb52 RTL code refactoring Blaise Tine 2020-04-23 13:55:54 -04:00
  • 00a5122fd4 RTL code refactoring Blaise Tine 2020-04-23 13:49:45 -04:00
  • 3cf1a5074b RTL code refactoring Blaise Tine 2020-04-23 12:50:02 -04:00
  • 28d054e295 RTL code refactoring Blaise Tine 2020-04-23 12:38:44 -04:00
  • f0e257bc8e minor update Blaise Tine 2020-04-23 09:09:01 -04:00
  • 016a4fdb60 Delete basic Tine, Blaise 2020-04-23 06:24:00 -04:00
  • 99bcc91a70 Delete demo Tine, Blaise 2020-04-23 06:23:47 -04:00
  • 77a52ea20b optimized opae cci to dev memcpy using double buffering and request window to work around unordered read requests Blaise Tine 2020-04-23 01:30:45 -07:00
  • 3e64cb4380 minor update Blaise Tine 2020-04-21 22:24:05 -04:00
  • e95af111a5 update Blaise Tine 2020-04-21 17:52:27 -04:00
  • 38f73af627 update Blaise Tine 2020-04-21 17:50:42 -04:00
  • 24c81c4a3a merge Blaise Tine 2020-04-21 12:32:46 -07:00
  • f53256f854 quartus projects Blaise Tine 2020-04-21 12:28:37 -07:00
  • 43d8922f64 minor update Blaise Tine 2020-04-21 15:21:59 -04:00
  • 5798cf6e15 RTL refactoring Blaise Tine 2020-04-21 07:13:56 -07:00
  • b6ce2dd3b8 opae build fix Blaise Tine 2020-04-21 02:08:20 -07:00
  • cb0afd3eec fix quartus build Blaise Tine 2020-04-21 00:55:18 -07:00
  • d6255f0445 Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis Blaise Tine 2020-04-21 03:20:18 -04:00
  • d85c0af5d6 remove tab spaces Blaise Tine 2020-04-21 03:19:47 -04:00
  • 07d308d2ce update Blaise Tine 2020-04-21 02:41:37 -04:00
  • 43a8bf4326 RTL code refactoring Blaise Tine 2020-04-21 01:52:12 -04:00
  • 20ae78f434 fix simX build Blaise Tine 2020-04-21 01:31:32 -04:00
  • ba4e736782 RTL code refactoring Blaise Tine 2020-04-21 01:03:37 -04:00
  • cfa8626bf7 RTL code refactoring Blaise Tine 2020-04-20 23:44:30 -04:00
  • 786817d601 opae build fix Blaise Tine 2020-04-20 19:53:47 -07:00
  • d79e36912f fix opae build Blaise Tine 2020-04-20 12:51:42 -07:00
  • 3cbecfcef0 opae build fix Blaise Tine 2020-04-20 12:32:01 -07:00
  • f835fabbe3 Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis Blaise Tine 2020-04-20 15:07:49 -04:00
  • b76f8696bd removing *.vh file for opae build Blaise Tine 2020-04-20 15:07:27 -04:00
  • 91207a0fcb opae update Blaise Tine 2020-04-20 12:06:47 -07:00
  • 8e7046a388 RTL code refactoring Blaise Tine 2020-04-20 14:05:08 -04:00
  • 1a2823da0d RTL code refactoring Blaise Tine 2020-04-20 13:52:24 -04:00
  • 94e4f056db RTL code refactoring Blaise Tine 2020-04-20 13:10:56 -04:00
  • a0e15af0dc RTL code refactoring Blaise Tine 2020-04-20 13:01:42 -04:00
  • e8a4923eb4 RTL code refactoring Blaise Tine 2020-04-20 12:09:30 -04:00
  • e8072bab77 RTL code refactoring Blaise Tine 2020-04-20 11:20:41 -04:00
  • 45990e391f RTL code refactoring Blaise Tine 2020-04-20 10:21:06 -04:00
  • 0c81a3ae19 RTL code refactoring Blaise Tine 2020-04-20 08:01:46 -04:00
  • 62c1c3fdbb RTL code refactoring Blaise Tine 2020-04-20 07:24:20 -04:00
  • 58850a2fe8 RTL code refactoring Blaise Tine 2020-04-20 06:59:13 -04:00
  • 07135263f5 RTL code refactoring Blaise Tine 2020-04-20 06:47:24 -04:00
  • 5671b08a5e merge Blaise Tine 2020-04-20 06:06:54 -04:00
  • 5e570d95d8 Fixed two variabled driving the dram_delay signal felsabbagh3 2020-04-20 00:33:24 -07:00
  • e9dfa828fe RTL code refactoring Blaise Tine 2020-04-19 09:24:04 -04:00
  • 3139d37610 RTL code refactoring Blaise Tine 2020-04-19 08:45:46 -04:00
  • 164eb5454c RTL code refactoring Blaise Tine 2020-04-19 05:21:46 -04:00
  • 885869df4a adding DEBUG MACROS Blaise Tine 2020-04-19 04:59:52 -04:00
  • 9b476f1e17 RTL code refactoring Blaise Tine 2020-04-19 03:38:00 -04:00
  • 460aabf6b1 refactor interfaces Blaise Tine 2020-04-16 10:40:40 -04:00
  • 31f906f9fd fixed all build warnings Blaise Tine 2020-04-16 10:22:46 -04:00
  • 81745f08c9 added config.vh Blaise Tine 2020-04-16 07:49:19 -04:00
  • c913e542e9 adding POCL Dockerfile Blaise Tine 2020-04-14 19:46:53 -04:00
  • 12dc4d6874 refactoring fixes Blaise Tine 2020-04-14 19:39:59 -04:00
  • 22c8da7490 renamed Vortex_SOC to Vortex_Socket Blaise Tine 2020-04-14 08:33:32 -04:00
  • c132149801 minor update Blaise Tine 2020-04-14 08:27:37 -04:00
  • c88af7889c remove temp files Blaise Tine 2020-04-14 08:26:12 -04:00
  • 3bbaea1332 project directories restructuring Blaise Tine 2020-04-14 08:24:49 -04:00
  • fc155e1223 project directories reorganization Blaise Tine 2020-04-14 06:35:20 -04:00
  • 1de06fd9c0 update Blaise Tine 2020-04-13 07:40:51 -04:00
  • dd1ba977c6 update opencl benchmakr kernel compilation steps Blaise Tine 2020-04-13 07:37:35 -04:00
  • 97a31401f7 rename driver dummy to stub Blaise Tine 2020-04-10 22:40:58 -04:00
  • 217dfb48ef adding README for OPAE hw Blaise Tine 2020-04-08 11:44:06 -04:00
  • 809b4ded5d Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis Blaise Tine 2020-04-06 10:31:00 -04:00
  • 6753f8e1b5 POCL llvm path settings via env Blaise Tine 2020-04-06 10:30:38 -04:00
  • d680f72997 add export_cycle_counts.py to parse run_tests.sh outputs directory codetector 2020-04-06 04:08:57 +00:00
  • 3bcb7b0e83 Add synthesized configuration statistics wgulian3 2020-04-05 23:33:52 -04:00
  • 829042f472 add test runner script to run rtlsim benchmarks codetector 2020-04-06 01:53:28 +00:00
  • 8d4d07d56b Switch the script based build config generation wgulian3 2020-04-05 19:59:40 -04:00
  • 0270fce6d3 Add config generation script wgulian3 2020-04-05 19:41:39 -04:00
  • e99697c136 Merge branch 'fpga_synthesis' of github.gatech.edu:casl/Vortex into fpga_synthesis codetector 2020-04-05 19:16:10 -04:00
  • e9052259fb Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis Blaise Tine 2020-04-05 18:09:43 -04:00
  • adf8e7dcd5 allow external path for llvm loc in opencl compiler Blaise Tine 2020-04-05 18:09:23 -04:00
  • 7e8a1a6698 Added Fix so ecall can terminate sim (Temp until we recompile kernels) fares 2020-04-05 17:16:47 -04:00
  • dc5a4604cf Merge branch 'fpga_synthesis' of github.gatech.edu:casl/Vortex into fpga_synthesis codetector 2020-04-05 16:38:47 -04:00
  • 6d18bb990b Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis felsabbagh3 2020-04-05 01:23:50 -07:00
  • 93922bb2e9 Removed reset on Data/Tag structures felsabbagh3 2020-04-05 01:23:33 -07:00
  • 154b118d70 minor updates Blaise Tine 2020-04-05 01:18:42 -07:00
  • 30770b5026 minor updates Blaise Tine 2020-04-05 01:16:54 -07:00
  • 5b633bca61 FIX felsabbagh3 2020-04-05 00:17:02 -07:00
  • 91a926e3b6 Merge branch 'fpga_synthesis' of https://github.gatech.edu/casl/Vortex into fpga_synthesis felsabbagh3 2020-04-04 22:59:17 -07:00
  • 913670a7bb Fixed Dependancy List in VX_alu that doesn't update when multiply is ready felsabbagh3 2020-04-04 22:56:31 -07:00
  • 18f1350fdf update Blaise Tine 2020-04-05 01:38:11 -04:00
  • 256dec4768 changing demo to use addition Blaise Tine 2020-04-05 01:32:57 -04:00
  • 9b989cec69 Fixed use before init felsabbagh3 2020-04-04 18:41:25 -07:00
  • 165836332c Fixed snp delay for sm felsabbagh3 2020-04-04 18:21:25 -07:00