wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
4,541 Commits 2 Branches 0 Tags
f85b4bb9dcc16cf80f98c0bc9ea4d7f508bf37fe
Commit Graph

4541 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
chick
5040e0dcbf - Pull rocket dependency back out 2021-02-14 16:54:25 -08:00
chick
055800898d - Don't carry over OutputFileAnnotaton to the harness phase of GenerateTopAndHarness 2021-02-14 16:18:04 -08:00
chick
c052f79392 - Add rocketchip dependency to try and fix run problem in chipyard sims/vcs 2021-02-14 14:44:36 -08:00
chick
5616b9d68f - remove unused harnessTransforms 
-
 2021-02-14 13:25:16 -08:00
Ella Schwarz
d7be658ca5 Added information about docker image 2021-02-13 23:39:09 -08:00
Jerry Zhao
54039f666e Merge pull request #796 from tymcauley/heterogeneous-doc-patches 
Heterogeneous doc patches
 2021-02-12 10:34:32 -08:00
Tynan McAuley
4824662323 docs: Document hart ID ordering 2021-02-11 16:21:36 -08:00
Tynan McAuley
01948f6cb5 docs: Fix dual-BOOM-Rocket-Hwacha documentation 
The docs indicate that this should be a dual-BOOM and single-Rocket
config, with the Hwacha attached to the Rocket. However, the
'LargeBoomAndHwachaRocketConfig' config only has a single Rocket core.
Added the 'DualLargeBoomAndHwachaRocketConfig' config to accurately
reflect what's stated in the docs.

Additionally, this fixes hart numbering to place the Hwacha accelerator
on the Rocket core rather than on the BOOM core.
 2021-02-11 16:02:59 -08:00
Tynan McAuley
851df86aba docs: Fix dual-BOOM-single-Rocket documentation 
There were two problems here:
    1. The docs indicated that this should be a dual-BOOM and
       single-Rocket config, but the config actually had two Rocket
       cores.
    2. Since the doc include string was 'DualBoomAndRocket', it was
       accidentally matching against the 'DualBoomAndRocketOneHwacha'
       section, which comes first in the file.

So, I created a new 'DualLargeBoomAndSingleRocketConfig' config which
only has one Rocket core, and changed the doc include string to
'DualBoomAndSingleRocket'.
 2021-02-11 14:55:36 -08:00
chick
6e851473c3 [DO NOT MERGE] This is to test changes to barstools 2021-02-11 13:05:50 -08:00
chick
f37385ca58 Merge branch 'master' into fix-deprecations-3 2021-02-10 11:36:23 -08:00
Chick Markley
4ef162fb9f Merge pull request #97 from ucb-bar/fix-deprecations-1 
Fix deprecations 1
 2021-02-10 11:15:24 -08:00
Albert Ou
c995194328 Merge pull request #791 from ucb-bar/ignore-qemu 
Fix parsing of --ignore-qemu option
 2021-02-09 21:21:50 -08:00
chick
91d29cbdaf Revert "test barstools pr using ci for chipyard" 
This reverts commit 17eed0dd19.
 2021-02-09 17:39:30 -08:00
chick
17eed0dd19 test barstools pr using ci for chipyard 2021-02-09 17:30:34 -08:00
Abraham Gonzalez
23ecb79b42 Merge pull request #792 from ucb-bar/barstools-doc-nit 
Fixes syntax in sentence in barstools docs describing flow
 2021-02-09 16:08:49 -08:00
chick
e650d5ba22 - changed directory path to iocells to use directories rather than dotted name 
- Changed packages in tapeout/transforms/utils/*.scala to be in their own package `utils`
 2021-02-09 14:12:57 -08:00
chick
afcdcc6c2d Modernize deprecated Chisel/Firrtl constructs 
- Build out a stage for tapeout
  - Refactor annotation construction
  - Create a CLI handler
  - create a TapeOutStage
- Remove outputForm reference from EnumerateModules
- New GenerateTopAndHarness is fresh implmentation of Generate.scala
- GenerateTopSpec is a work in progress
 2021-02-09 14:04:24 -08:00
chick
3bb81bd707 Fixes syntax in sentence in barstools docs describing flow 2021-02-09 13:56:01 -08:00
Albert Ou
025d43cc08 scripts: Fix parsing of --ignore-qemu option 2021-02-09 13:04:09 -08:00
Jerry Zhao
4c11e170b8 Use series of pipe Queues instead of ShiftQueue for adding AXI4 memory delay 2021-02-09 00:47:10 -08:00
Ella Schwarz
323394f437 Increased timeout limit 2021-02-08 14:45:04 -08:00
Ella Schwarz
75bc39ab5a Uses latest ci image 2021-02-08 14:22:38 -08:00
Ella Schwarz
84cfc733de Removed default argument 2021-02-08 14:16:27 -08:00
alonamid
eafbc074aa Merge pull request #782 from ucb-bar/alonamid-patch-1 
WithFireSimFAME5 to allow non Rocket/BOOM build
 2021-02-08 10:58:01 -08:00
chick
ca4013b830 Remove deprecated Driver stuff macros package 
- Fix name reference and weird .get.get in CostMetric
- Update to DependencyAPIMigration
  - MacroCompilerTransform
  - MacroCompilerOptimizations
- Delete unused class MacroCompiler
- Remove use of ExecutionOptionsManager in object MacroCompiler
- Removed stack trace when no arguments from CLI, just give message requiring args
- Update version to 0.4-SNAPSHOT
 2021-02-08 09:09:19 -08:00
Jerry Zhao
235b1e5dfd Give TraceGenConfigs an explicit mbus clock 2021-02-08 09:03:15 -08:00
Jerry Zhao
c85ffd2a59 Add support for manually adjusting DRAM latency with a ShiftQueue 2021-02-08 03:14:48 -08:00
Jerry Zhao
0593e92cb3 Passing MBus clock frequency to SimDRAM 2021-02-08 02:11:18 -08:00
Ella Schwarz
1f8b59732d Uses latest version of ci-image 2021-02-05 22:04:01 -08:00
Ella Schwarz
34e56d52fc Moved CMD command 2021-02-05 18:04:34 -08:00
Ella Schwarz
7eb8f39d6e Uses latest chipyard ci image 2021-02-04 22:42:57 -08:00
Ella Schwarz
d2b3dca230 Readme updated for main dockerfile 2021-02-04 01:13:45 -08:00
Ella Schwarz
e95e033e5e Updated dockerfile comments and updated dockerfile readme. Removed ci-dockerfile 
Added python
 2021-02-04 01:13:30 -08:00
chick
d9d9d0fbb5 Move to scalatest 3.2 
Requires updating to AnyFlatSpec where used
And different import for Matchers
 2021-02-03 21:03:22 -08:00
chick
caa1467d87 Reformat all scala files in tapeout 
- Mostly this reformat comments and large argument lists to classes and methods
 2021-02-03 17:51:30 -08:00
chick
68c3425493 Reformat all scala files in macros 
- Mostly this reformat comments and large argument lists to classes and methods
 2021-02-03 17:50:36 -08:00
chick
93f86a5bc6 Reformat all scala files in iocells 
- Mostly this reformat comments and large argument lists to classes and methods
 2021-02-03 17:49:14 -08:00
chick
19e51f3df5 Make the directory structure match the packages 
All tests run as they did prior to the changes
 2021-02-03 17:46:12 -08:00
Chick Markley
0faa16d330 Merge pull request #94 from ucb-bar/get-rid-of-scala-style-checkers 
Get rid of scalastyle checkers.
 2021-02-02 09:52:00 -08:00
alonamid
6dcd4f9afc WithFireSimFAME5 to allow non Rocket/BOOM build 2021-02-01 17:33:07 -08:00
chick
1761d500f3 Get rid of scalastyle checkers. 
These are outdated and not used by the rest of the chisel family.
Add the scalafmt file that is used to fix code formatting. This will be used to regularize the code.
That work will be done by attrition.
 2021-02-01 10:00:52 -08:00
Jerry Zhao
255452f20a Merge pull request #774 from ucb-bar/jerryz123-patch-1 
Avoid permissions conflict on shared protocjar.webcache
 2021-01-30 20:08:52 -08:00
Jerry Zhao
ec14bf0d23 Merge pull request #778 from ucb-bar/jerryz123-patch-2 
Update comment on GenerateReset
 2021-01-30 19:53:45 -08:00
Jerry Zhao
99a1c5d542 Update comment on GenerateReset 
ChipTop reset was standardized to be async for 1.4.0
 2021-01-30 19:47:27 -08:00
Ella Schwarz
5e903723ed Updated image for to 1.0.2 for config.yml. Fixed formatting in Dockerfile. 2021-01-27 21:35:55 -08:00
Ella Schwarz
e13266bc82 Install python 2021-01-27 19:01:29 -08:00
Ella Schwarz
500d2b8b97 Build both CI and main images in one dockerfile. Updated README.md 2021-01-27 19:00:18 -08:00
Jerry Zhao
7ef40c8d79 Add .java_tmp directory 2021-01-23 14:36:05 -08:00
Jerry Zhao
f22051ca84 Merge pull request #772 from ucb-bar/master 
Master -> dev sync
 2021-01-23 13:53:10 -08:00