wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 18 Packages Projects Releases Wiki Activity
121 Commits 8 Branches 0 Tags
efd2f09b21fdd5b217cf05e44b5f320f9757639c
Commit Graph
121 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Edward Wangandedwardcwang 85d18b736e Document 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 519ffef50a Tests aren't that brittle since firrtl reparses the output 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang e47cf92139 Move HasNoLibTestGenerator out of SynFlops 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 94b13e96fb Add functional tests 
To be enabled when a new firrtl-interpreter is published
 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang de66405fe8 Write flop tests using generator 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 93331cd26d More refactor 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 3730f76fa3 Fix unit tests to include address registers 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang e3d5e4d3ad Refactor execution of the compiler from the check 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang cca6c0ea7e Refactor memory compiler, again 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 937b053b15 consider mask grans for cost 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang ba33306e30 output selection signals should be piped 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang d5b30c420b Add comment 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang b546f49a85 Fix tests by reordering statements 
Not sure what caused this re-ordering but it doesn't seem to affect anything?
 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 2126835df2 Clarify comments 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang e02f885e4b Port all tests to use the generator 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 2a8d8803a9 Further refactor test generator 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 0bfc7a94df Make instance numbers generic for depth and width 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 4fc829a570 simple bug fix 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 484906b85c Refactor test generator from depth 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang dd4c55aa09 Implement the rest of the split depth tests 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang d83fb47da3 Add split port tests 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 870e3c1af1 All depth tests now fully automatic 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang ae139ede44 Fix another name collision 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 79f73311d8 Uniquify names 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 9670d76a3d Moar SRAM generators, yum yum 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang c4502fca6d map macros to sequential memeory 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 7cb5604dfa add optimizations 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 9de1f5f2c0 restructure macros for better submoduling 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 607e810b1d Autogenerate almost all the depth tests 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 8beb8b3f6f Don't unbox BigInt to Double 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang bb2783994a Only use powers of two masks, for now 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang cf0d40f658 Fix typos 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 80ca2e538f Use require statement 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 3cb424cf80 Add non power of two tests 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang 42febeb32a Rename files 2017-10-03 11:56:30 -07:00
Edward Wangandedwardcwang c79ea47909 Port to MDF library and start re-developing tests 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 57b0fec78e anonymize technology 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang aeb303a61b Colin's fixes 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 2fd928fbe0 fix cost 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 02fef8e2c3 graceful handling of empty files 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 9e7c8dce3e add SynFlops 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 4f5a9ae02e connect extra ports 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang 98155dd831 tests for macro compiler 2017-10-03 11:56:30 -07:00
Donggyu Kimandedwardcwang f3d39ad08f initial port attempt for macro compiler 2017-10-03 11:56:30 -07:00
Adam Izraelevitz c5d01ba19c Added retime annotation 2017-09-06 14:44:09 -07:00
Adam Izraelevitz 96939c9ab6 Moved clkgen -> .clkgen and pads -> .pads 
They no longer compile with the latest Chisel/FIRRTL, and
may not be supported. However, future work will need them, so
this keeps the files around but are ignored by sbt.
 2017-09-06 14:44:09 -07:00
Chick MarkleyandColin Schmidt 16846b86fd DiGraph was being being confused with the DigGraph in firrtl. This led to pathological exceptions (#22) 
No such method error on accessing a lazy val.
InstanceGraph seemed also to be a duplicate of firrtl code
---
IOPadSpec fails no two tests but these seem to be at least an ordinary error. And should be debugged separately
 2017-04-04 10:47:59 -07:00
Angie WangandGitHub 5b5c8c82db Revert "[stevo]: add custom analog annotation" (#21) 
* Revert "[stevo]: add custom analog annotation (#20)"

This reverts commit 7ad088503f.
 2017-04-02 13:12:51 -07:00
Angie 9305dd08eb remove functionality from clkgen pass due to compatibility issue with latest firrtl 2017-04-02 04:34:38 -07:00
Angie 7c0e6c89d2 firrtl still hasn't fixed the problem with wir primops 2017-04-02 04:26:27 -07:00