wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
311 Commits 2 Branches 0 Tags
7819dc69a4dff8a4eb293548c88a626e613cf096
Commit Graph

311 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Jerry Zhao
7819dc69a4 Emit a empty HammerIR JSON when no macros to avoid downstream tool problems 2023-10-19 10:33:50 -07:00
Abraham Gonzalez
60a1be9bfe Merge pull request #134 from ucb-bar/intermediate-dump-vlog 
Dump per macro verilog (overridden by final verilog output)
 2023-10-16 16:16:44 -07:00
abejgonzalez
eef5efb93e Dump per macro verilog (overridden by final verilog output) 2023-10-16 16:08:53 -07:00
Jerry Zhao
887c1c9bb1 Merge pull request #133 from ucb-bar/fixes 
Fixes for IOCell + MacroCompiler
 2023-07-31 14:12:55 -07:00
Jerry Zhao
f5fe37c4bf Delete IOCell.v 2023-07-31 09:52:15 -07:00
Jerry Zhao
c8723f40b1 Macrocompiler: FIRRTL-elab macros 1-at-a-time 
Elaborating all macros in a single Circuit with an arbitrary (last) macro
selected as the circuit main main cause some macros to be dropped, even with
the DCEAnnotation. Work around this for now by elaborating each module in the
macrocompiled circuit independently, then concatenating the verilog.
 2023-07-30 13:33:23 -07:00
Jerry Zhao
368dde4a35 Generate 1 file per generic IOCell 2023-07-30 13:12:55 -07:00
Jerry Zhao
c0a6c2c366 Merge pull request #132 from ucb-bar/chisel3.6 
Chisel3.6
 2023-07-26 10:22:11 -07:00
Jerry Zhao
27f4b83033 Remove firrtl_interpreter tests 2023-07-12 13:57:31 -07:00
Jerry Zhao
29a2d91735 Merge remote-tracking branch 'origin/master' into chisel3.6 2023-07-09 23:30:57 -07:00
Jerry Zhao
deb28e66b1 Merge pull request #131 from ucb-bar/move-iocells 
Move iocells to separate project root
 2023-07-09 15:24:52 -07:00
Jerry Zhao
2d45407aad asBool() to asBool 2023-06-20 18:52:25 -07:00
Ethan Wu
400ce780a9 move iocells to separate "project" root 2023-05-30 18:40:05 -07:00
Abraham Gonzalez
2ef368b05d Merge pull request #130 from ucb-bar/sbt-assembly 
Update build.sbt for sbt-assembly
 2023-05-18 10:25:37 -07:00
kevindna
de5c7d3cba Merge pull request #129 from kevindna/master 
Add name to IOCell definition
 2023-03-18 13:12:08 -07:00
Kevin Anderson
96155c845c format IOCell.scala 2023-03-18 13:09:38 -07:00
Kevin Anderson
cc4f841937 Code improvement; define IOCell name as Option and place in trait to reduce code modifications 2023-03-18 13:04:39 -07:00
Kevin Anderson
0df6e34813 formatting fix 2023-03-17 21:04:31 -07:00
Kevin Anderson
0a4466da1e Add name to IOCell definition 2023-03-17 20:37:04 -07:00
abejgonzalez
fe81afec14 Update build.sbt for sbt-assembly 2023-03-03 14:58:29 -08:00
Abraham Gonzalez
39b4af7da9 Merge pull request #126 from ucb-bar/rm-duplicate-compiler-anno 
Remove duplicate compiler annotation
 2023-03-01 23:44:23 -08:00
joey0320
30900965f0 merge master 2023-03-01 10:48:20 -08:00
Abraham Gonzalez
c58458eb29 Merge pull request #127 from tymcauley/use-scala-2.13 
Update scala/sbt/chisel versions, fix CI
 2023-02-28 20:12:11 -08:00
Tynan McAuley
d9317d6019 Remove unused test file 
This file is breaking the test build, the class it is testing was
removed in df3232f7d9.
 2023-02-22 22:06:36 -08:00
Tynan McAuley
20587cfd40 Run scalafmt after scala version update 2023-02-22 22:06:36 -08:00
Tynan McAuley
4e398da790 Update scala/sbt/chisel versions 
The previous setup used Scala 2.12 even though Chipyard was trying to
override it to use 2.13.10.

Also sync Chisel minor versions with Chipyard, and update to a recent
sbt version.
 2023-02-22 22:04:31 -08:00
joey0320
a9f9068baf remove duplicate compiler annotation 2023-02-20 23:58:46 -08:00
Harrison Liew
9760528f1d Merge pull request #125 from ucb-bar/run-extra-passes 2023-02-10 14:24:14 -08:00
abejgonzalez
653989c092 Merge remote-tracking branch 'origin/master' into run-extra-passes 2023-02-06 12:26:39 -08:00
abejgonzalez
df3232f7d9 Run RemoveValidIf pass for updated CIRCT 2023-02-05 21:50:20 -08:00
Jerry Zhao
b71c31e66e Merge pull request #123 from ucb-bar/remove-barstools-compiler 
CIRCT Integration
 2023-01-09 15:27:54 -08:00
joey0320
06db605902 Fixes test for CI 2022-12-28 23:55:10 -08:00
joey0320
e340f1240a Remove all passes again | rename GenerateTopAndHarness to GenerateModelStageMain 2022-12-28 23:39:49 -08:00
joey0320
899387f4fb Fix dump to dumpAnnos 2022-12-28 13:11:18 -08:00
joey0320
723bab78b9 Revert "Remove executeTop & make everything to execute" 
This reverts commit 5af7f21648.
 2022-12-28 13:09:27 -08:00
joey0320
5af7f21648 Remove executeTop & make everything to execute 2022-12-28 11:20:27 -08:00
joey0320
13e2bb92ab Remove GenerateTopSpec.scala test as the FIRRTL passes are removed 2022-12-23 20:50:42 -08:00
joey0320
2dfa1847e7 Fix formatting 2022-12-23 20:38:40 -08:00
joey0320
850f613a14 Remove CheckForUnsupportedFirtoolTypes 2022-12-23 20:11:07 -08:00
joey0320
d1295e68f8 Add back HarnessConf 2022-12-23 11:21:08 -08:00
abejgonzalez
cf75889804 Attempt at checking for Fixed types 2022-10-09 17:01:06 -07:00
abejgonzalez
2635bb4f80 No-op barstools SFC compiler 2022-10-08 10:41:09 -07:00
Abraham Gonzalez
064c8be7bb Merge pull request #118 from tymcauley/remove-sbt-subproject 
Remove sbt subproject "tapeout"
 2022-02-10 17:07:21 -08:00
Tynan McAuley
adaca59416 Bump Chisel versions to x.5.1 2022-02-07 20:47:33 -08:00
Tynan McAuley
a0d1fdb16c Add Chisel compiler plugin 
See here for more info: https://github.com/chipsalliance/chisel3#build-your-own-chisel-projects
 2022-02-02 17:31:52 -08:00
Tynan McAuley
d1de92d287 Make readme consistent with new sbt setup 2022-02-02 15:45:36 -08:00
Tynan McAuley
4f1f9fce47 Remove sbt subproject "tapeout" 
Now barstools should be easier to compose in multi-project sbt projects,
such as Chipyard.

Resolves ucb-bar/barstools#117.
 2022-02-02 15:37:28 -08:00
Chick Markley
314d80729e Merge pull request #112 from ucb-bar/macro-code-cleanup 
Fix all warnings in barstool.macros._
 2021-08-18 09:19:26 -07:00
chick
6f62c58448 Oops, missed needs in all steps passed 2021-08-17 16:32:18 -07:00
chick
c519b269d8 Fix scalafmt check 2021-08-17 16:25:24 -07:00