Blaise Tine
|
47c3234659
|
minor update
|
2021-06-13 10:58:48 -07:00 |
|
Blaise Tine
|
5d2437d887
|
refactoring cache_config
|
2021-05-27 14:41:46 -07:00 |
|
Blaise Tine
|
d8517d4d08
|
minor update
|
2021-05-26 13:37:07 -07:00 |
|
Blaise Tine
|
04a1c0e9eb
|
IN_ORDER_MEM feature doesn't work becasue when cache bank's mem-req-queue is full, we need to schedule the mem response and skip the mshr
|
2021-05-01 13:44:08 -07:00 |
|
Blaise Tine
|
8410c49f53
|
code refactoring: DRAM => MEM renaming
|
2021-04-26 00:58:48 -07:00 |
|
Blaise Tine
|
aff5903a22
|
minor ibuffer critical path optimization.
|
2021-04-19 20:53:13 -07:00 |
|
Blaise Tine
|
625689796f
|
minor update
|
2021-04-04 23:42:57 -07:00 |
|
Blaise Tine
|
062d02ddce
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2021-03-04 20:51:03 -08:00 |
|
Blaise Tine
|
3f5fd6d394
|
using shiftreg-based skid buffers
|
2021-02-28 02:20:09 -08:00 |
|
Blaise Tine
|
700f9eea19
|
moving MUL unit into ALU unit
|
2021-02-23 13:49:02 -08:00 |
|
Blaise Tine
|
7560202f8b
|
cache bank refactoring - removing unecessary core response fifo & restoring single port data access
|
2021-02-21 21:47:46 -08:00 |
|
Blaise Tine
|
ccb74ef286
|
cache data access with decoupled read/write ports
|
2021-02-21 15:18:24 -08:00 |
|
Blaise Tine
|
05f93fac20
|
minor update
|
2021-02-20 13:15:15 -08:00 |
|
Blaise Tine
|
9eed48435c
|
instruction decode optimization
|
2021-02-14 00:19:54 -08:00 |
|
Blaise Tine
|
3c37db877a
|
cache specialization for in-order DRAM reponses
|
2021-02-13 20:23:29 -08:00 |
|
Blaise Tine
|
665b97b810
|
multi-ported cache support for streaming
|
2021-02-08 16:13:32 -08:00 |
|
Blaise Tine
|
111cc29482
|
minor update
|
2021-02-04 15:28:04 -08:00 |
|
Blaise Tine
|
32b94f61f2
|
minor update
|
2021-02-01 11:00:09 -08:00 |
|
Blaise Tine
|
62ff97d6e1
|
minor update - smem perf update
|
2021-02-01 10:29:20 -08:00 |
|
Blaise Tine
|
dc18bfabb8
|
minor update - remove mshr data store
|
2021-01-30 06:40:48 -08:00 |
|
Blaise Tine
|
5419859281
|
fcvt fix
|
2021-01-25 02:22:00 -08:00 |
|
Blaise Tine
|
8775f63ec4
|
lkg build rollout with 16cores optimization on arria10
|
2021-01-24 16:49:22 -08:00 |
|
Blaise Tine
|
74a687e395
|
minor updates
|
2021-01-18 05:43:30 -08:00 |
|
Blaise Tine
|
a7f6b9fffc
|
minor updates
|
2021-01-17 18:18:05 -08:00 |
|
Blaise Tine
|
8b42393189
|
minor updates
|
2021-01-17 17:33:41 -08:00 |
|
Blaise Tine
|
a046bd7a73
|
cache pipeline optimization
|
2021-01-17 17:19:52 -08:00 |
|
Blaise Tine
|
ed216ab39d
|
minor updates
|
2021-01-17 13:58:43 -08:00 |
|
Blaise Tine
|
a69ba5ad7b
|
cache flush support
|
2021-01-17 05:50:29 -08:00 |
|
Blaise Tine
|
d4e7b28be8
|
cache refactoring
|
2021-01-17 00:18:56 -08:00 |
|
Blaise Tine
|
4f26228d50
|
minor updates
|
2021-01-16 05:33:28 -08:00 |
|
Blaise Tine
|
fcbf57b66a
|
specialized shared memory module
|
2021-01-16 04:41:58 -08:00 |
|
Blaise Tine
|
f146178c2d
|
minor updates
|
2021-01-13 15:52:03 -08:00 |
|
Blaise Tine
|
0e1650e1c2
|
bank deadlock fix
|
2021-01-13 15:51:42 -08:00 |
|
Blaise Tine
|
79cc4d98e6
|
bank deadlock fix
|
2021-01-13 13:06:07 -08:00 |
|
Blaise Tine
|
464c4f4bd8
|
minor updates
|
2021-01-12 20:16:59 -08:00 |
|
Blaise Tine
|
e770824d47
|
fixed afu cci write bug, fixed profile cache write miss bug, fixed bram byteenable inferance
|
2021-01-10 20:26:15 -08:00 |
|
Blaise Tine
|
06945533cf
|
fixed l2/l3 caches related bugs
|
2021-01-09 16:32:55 -08:00 |
|
Blaise Tine
|
2058718f0f
|
minor updates
|
2021-01-06 07:18:14 -08:00 |
|
Blaise Tine
|
31ff70fd4e
|
minor updates
|
2021-01-05 15:03:41 -08:00 |
|
Blaise Tine
|
846a4036d3
|
minor update
|
2021-01-05 05:46:20 -08:00 |
|
Blaise Tine
|
39bff921be
|
cache bug fixes
|
2021-01-05 05:04:49 -08:00 |
|
Blaise Tine
|
762b8e2e3e
|
fixed cache mshr critical path
|
2021-01-04 12:49:40 -05:00 |
|
Blaise Tine
|
4d55118545
|
cache pipeline optimization - moved tag access to stage0
|
2021-01-03 23:10:41 -05:00 |
|
Blaise Tine
|
9cef1aae04
|
cache fill response address is the mshr's top address, no need to store it
|
2021-01-03 00:57:24 -05:00 |
|
Blaise Tine
|
a825941f51
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2021-01-02 16:06:09 -05:00 |
|
Blaise Tine
|
2d69ca5d67
|
scratchpad optimization for stack access using custom bank offset aligned to stack size
|
2021-01-02 16:00:00 -05:00 |
|
Blaise Tine
|
93c36273fa
|
minor update
|
2021-01-01 20:24:18 -08:00 |
|
Blaise Tine
|
b2cfde5d6d
|
enabling shared memory back
|
2020-12-31 19:19:14 -08:00 |
|
Blaise Tine
|
abe32ed553
|
cache optimization - moved read requests to stage1 and eliminating stage3
|
2020-12-31 07:40:58 -08:00 |
|
Blaise Tine
|
d44144f72f
|
FPU float<->int conversion optimization
|
2020-12-29 15:37:45 -08:00 |
|