minor updates
This commit is contained in:
@@ -3,7 +3,7 @@
|
||||
|
||||
+define+SYNTHESIS
|
||||
+define+QUARTUS
|
||||
+define+FPU_FAST
|
||||
#+define+PERF_ENABLE
|
||||
|
||||
vortex_afu.json
|
||||
QI:vortex_afu.qsf
|
||||
|
||||
@@ -2,7 +2,6 @@
|
||||
|
||||
+define+SYNTHESIS
|
||||
+define+QUARTUS
|
||||
+define+FPU_FAST
|
||||
#+define+SCOPE
|
||||
#+define+PERF_ENABLE
|
||||
|
||||
|
||||
@@ -2,7 +2,7 @@
|
||||
|
||||
+define+SYNTHESIS
|
||||
+define+QUARTUS
|
||||
+define+FPU_FAST
|
||||
#+define+PERF_ENABLE
|
||||
|
||||
vortex_afu.json
|
||||
QI:vortex_afu.qsf
|
||||
|
||||
@@ -2,7 +2,7 @@
|
||||
|
||||
+define+SYNTHESIS
|
||||
+define+QUARTUS
|
||||
+define+FPU_FAST
|
||||
#+define+PERF_ENABLE
|
||||
|
||||
vortex_afu.json
|
||||
QI:vortex_afu.qsf
|
||||
|
||||
@@ -1,8 +1,9 @@
|
||||
+define+NUM_CORES=8
|
||||
+define+NUM_CLUSTERS=1
|
||||
|
||||
+define+SYNTHESIS
|
||||
+define+QUARTUS
|
||||
+define+FPU_FAST
|
||||
#+define+PERF_ENABLE
|
||||
|
||||
vortex_afu.json
|
||||
QI:vortex_afu.qsf
|
||||
|
||||
@@ -934,6 +934,8 @@ Vortex #() vortex (
|
||||
|
||||
`ifdef SCOPE
|
||||
|
||||
`SCOPE_ASSIGN (cmd_type, cmd_type);
|
||||
`SCOPE_ASSIGN (state, state);
|
||||
`SCOPE_ASSIGN (ccip_sRxPort_c0_mmioRdValid, cp2af_sRxPort.c0.mmioRdValid);
|
||||
`SCOPE_ASSIGN (ccip_sRxPort_c0_mmioWrValid, cp2af_sRxPort.c0.mmioWrValid);
|
||||
`SCOPE_ASSIGN (mmio_hdr_address, mmio_hdr.address);
|
||||
@@ -966,10 +968,10 @@ Vortex #() vortex (
|
||||
wire scope_changed = `SCOPE_TRIGGER;
|
||||
|
||||
VX_scope #(
|
||||
.DATAW ($bits({`SCOPE_DATA_LIST,`SCOPE_UPDATE_LIST})),
|
||||
.BUSW (64),
|
||||
.SIZE (`SCOPE_SIZE),
|
||||
.UPDW ($bits({`SCOPE_UPDATE_LIST}))
|
||||
.DATAW ($bits({`SCOPE_DATA_LIST,`SCOPE_UPDATE_LIST})),
|
||||
.BUSW (64),
|
||||
.SIZE (`SCOPE_SIZE),
|
||||
.UPDW ($bits({`SCOPE_UPDATE_LIST}))
|
||||
) scope (
|
||||
.clk (clk),
|
||||
.reset (reset),
|
||||
|
||||
7
hw/rtl/cache/VX_bank.v
vendored
7
hw/rtl/cache/VX_bank.v
vendored
@@ -237,13 +237,12 @@ module VX_bank #(
|
||||
|
||||
wire is_mshr_miss_st1 = valid_st1 && is_mshr_st1 && (miss_st1 || force_miss_st1);
|
||||
|
||||
// determine which queue to pop next in piority order
|
||||
wire mshr_pop_unqual = mshr_valid;
|
||||
// determine which queue to pop next in piority order
|
||||
wire mshr_pop_unqual = mshr_valid && !is_mshr_miss_st1;
|
||||
wire drsq_pop_unqual = !mshr_pop_unqual && !drsq_empty;
|
||||
wire creq_pop_unqual = !mshr_pop_unqual && !drsq_pop_unqual && !creq_empty && !mshr_almost_full && !dreq_almost_full;
|
||||
|
||||
assign mshr_pop = mshr_pop_unqual && !pipeline_stall
|
||||
&& !is_mshr_miss_st1; // stop if previous request was a miss
|
||||
assign mshr_pop = mshr_pop_unqual && !pipeline_stall;
|
||||
assign drsq_pop = drsq_pop_unqual && !pipeline_stall;
|
||||
assign creq_pop = creq_pop_unqual && !pipeline_stall;
|
||||
|
||||
|
||||
@@ -74,6 +74,8 @@
|
||||
},
|
||||
"taps": {
|
||||
"afu": {
|
||||
"!cmd_type":3,
|
||||
"!state":3,
|
||||
"?ccip_sRxPort_c0_mmioRdValid":1,
|
||||
"?ccip_sRxPort_c0_mmioWrValid":1,
|
||||
"mmio_hdr_address":16,
|
||||
|
||||
Reference in New Issue
Block a user