Commit Graph

41 Commits

Author SHA1 Message Date
Blaise Tine
d808aa2735 perf counters generic size 2021-04-25 21:15:24 -07:00
Blaise Tine
aff5903a22 minor ibuffer critical path optimization. 2021-04-19 20:53:13 -07:00
Blaise Tine
1e2da696ce arrays logging 2021-04-02 02:20:15 -07:00
Blaise Tine
10a994d11a csr minor update 2021-03-08 03:46:07 -08:00
Blaise Tine
b023496ecb minor update 2021-03-01 03:00:58 -08:00
Blaise Tine
b441870789 rename use_imm and use_PC 2021-03-01 00:38:46 -08:00
Blaise Tine
e64996946d using 44-bit perf counters - aligned with DSP counters width 2021-02-28 02:05:47 -08:00
Blaise Tine
700f9eea19 moving MUL unit into ALU unit 2021-02-23 13:49:02 -08:00
Blaise Tine
b4b5d6f0ab minor updates 2021-01-12 15:19:38 -08:00
Blaise Tine
fa5592be22 minor updates 2021-01-12 03:10:39 -08:00
Blaise Tine
7c4823e65c fixed GPR reset bug, fixed lsu dup loading, fixed riscv-tests 2021-01-11 23:55:09 -08:00
Blaise Tine
abe32ed553 cache optimization - moved read requests to stage1 and eliminating stage3 2020-12-31 07:40:58 -08:00
Blaise Tine
9f128085d5 scoreboard optimization - using writeback's end-of-packet status 2020-12-30 06:47:56 -08:00
Blaise Tine
b459192dec critical path optimization - fpga fmax @4c = ~212 mhz 2020-12-26 03:28:32 -08:00
Blaise Tine
d956e268b9 adding new performance counters (banks utilization and DRAM bus utilization) 2020-12-22 12:33:45 -08:00
Blaise Tine
4bbd7bf408 performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies, 2020-12-19 02:45:06 -08:00
Blaise Tine
d5438fd591 merging perf counters 2020-12-08 21:02:39 -08:00
Xandy Liu
1595ff08e2 PERF pipeline stalls and cache 2020-12-08 01:14:41 -05:00
Blaise Tine
13a5370254 register file refactoring 2020-12-05 01:40:50 -08:00
Blaise Tine
b14007f930 pipeline optimization: fixed GPR fanout delay to execute units 2020-11-07 02:01:21 -08:00
Blaise Tine
9a9f7955f0 basic test timing + scope tracing ccip 2020-10-27 17:04:04 -04:00
Blaise Tine
32da50816f scope refactoring: adding modules definitions to VCD trace 2020-10-12 23:26:02 -04:00
Blaise Tine
49b86c4b2a SCOPE update 2020-09-05 10:52:59 -07:00
Blaise Tine
af84e01856 minor update 2020-08-31 06:17:49 -07:00
Blaise Tine
57971f6c76 decode op_mod optimization 2020-08-24 02:55:14 -07:00
Blaise Tine
0b355f228e ibuffer addition 2020-08-22 00:22:04 -07:00
Blaise Tine
6c12391338 pipeline refactoring - fmax >= 222 mhz 2020-08-14 21:50:14 -07:00
Blaise Tine
65415d2bbc getting dogfood tests passing on Verilator! 2020-08-09 18:13:12 -04:00
Blaise Tine
cd29362d10 fixed FPU handshake, optimized writeback's critical path 2020-08-07 10:11:54 -07:00
Blaise Tine
b8cd3b0b28 gpr pipeline optimization 2020-08-01 12:38:30 -04:00
Blaise Tine
c9755a0c48 lkg build with pipeline + FPU fixes 2020-07-31 09:29:44 -04:00
Blaise Tine
27e95530ef pipeline optimization 2020-07-30 03:06:01 -07:00
Blaise Tine
e0a9089647 floating point support fixes 2020-07-27 16:01:56 -04:00
Blaise Tine
ff12393998 floating point support fixes 2020-07-27 04:53:13 -04:00
Blaise Tine
7c86b68977 pipeline refactoring: centralized issue buffer 2020-07-26 11:21:08 -04:00
Blaise Tine
1f63f9da25 new fpu implementation 2020-07-24 00:00:37 -04:00
Blaise Tine
75e3c31b56 fpu implementation (part1) 2020-07-23 03:18:09 -07:00
Blaise Tine
dc7efbcfb4 pipeline refactoring 2020-07-21 05:22:47 -04:00
Blaise Tine
e2100e9e87 pipeline refactoring 2020-07-20 09:38:54 -04:00
Blaise Tine
577a5791dc pipeline refactoring 2020-07-20 08:04:04 -04:00
Blaise Tine
25f66e6490 pipeline refactoring 2020-07-19 05:03:47 -04:00