Commit Graph

165 Commits

Author SHA1 Message Date
Lyons, Ethan Tyler
b583e206a2 Fixed GPR Stage to be Generic when ASIC is defined 2019-11-22 09:20:20 -05:00
fares
9e58bf8fb5 Started synthesis script 2019-11-22 00:32:19 -05:00
fares
d4f6a7e3b2 reverted to 4 thread configuration 2019-11-22 00:13:55 -05:00
fares
8acc32372b 8Warp 32Threads for GTCAD synthesis 2019-11-21 23:51:11 -05:00
fares
c4d315dfed VCD for power 2019-11-21 23:25:51 -05:00
Lyons, Ethan Tyler
c8abd48458 Synthesis Compatible 2019-11-21 21:42:34 -05:00
Lyons, Ethan Tyler
b748a7665d Synthesis Compatible 2019-11-21 21:41:41 -05:00
Lyons, Ethan Tyler
e56e42c8c3 Synthesis Compatible 2019-11-21 21:41:11 -05:00
Lyons, Ethan Tyler
52e881243e Warps/Threads Parameterization 2019-11-21 01:15:54 -05:00
Lyons, Ethan Tyler
9f58584207 Warps/Threads Parameterization 2019-11-21 01:15:21 -05:00
Lyons, Ethan Tyler
509850192c Warps/Threads Parameterization 2019-11-21 01:14:50 -05:00
fares
c09a15069b Improving critical path 2019-11-18 13:11:05 -05:00
fares
c6d56f11c3 Added EXEC to Warp Scheduler buffer 2019-11-18 11:34:51 -05:00
fares
53c78b905a Switched to g++ 2019-11-16 12:23:59 -05:00
fares
19dba43849 vecadd bug fixing + ebreak for termination 2019-11-15 14:18:45 -05:00
fares
3d5120640b clCreateProgramWithBuiltInKernels OpenCL Error 2019-11-15 01:14:31 -05:00
felsabbagh3
70651f0340 Added a pipeline stage + fixed SM param errors 2019-11-13 12:25:28 -05:00
Lyons, Ethan Tyler
7f7d17d176 Shared Memory Implemented 2019-11-13 10:06:36 -05:00
Lyons, Ethan Tyler
2994e607e3 Shared Memory Implemented 2019-11-13 10:06:13 -05:00
felsabbagh3
25647b46df Fixed SM simple 2019-11-13 02:15:18 -05:00
felsabbagh3
b67ba1881b Fixed valid signal 2019-11-13 01:58:04 -05:00
felsabbagh3
ef83285c6c FileIO Schema started 2019-11-12 00:31:30 -05:00
felsabbagh3
7ed88ce4c1 Fixed AA d_cache sizing errors 2019-11-11 15:20:58 -05:00
felsabbagh3
4b2ea58b79 Syn prep 2019-11-11 14:20:15 -05:00
felsabbagh3
92e88a7bb2 Fixed cache meta 2019-11-10 15:38:39 -05:00
felsabbagh3
31de18c328 Changed tb 2019-11-10 15:06:06 -05:00
felsabbagh3
b3c7ac435a added sm defines 2019-11-10 14:01:54 -05:00
felsabbagh3
fbf708e419 Started simX 2019-11-10 01:21:09 -05:00
felsabbagh3
ea7bd485ca Icache/Dcache finally done + configurability tested: 2019-11-09 00:03:15 -05:00
felsabbagh3
8b81989bfd Before way logic change 2019-11-08 18:16:40 -05:00
Lyons, Ethan Tyler
c79d08e12c Add files via upload
ICache_In_Place
2019-11-08 10:56:44 -05:00
Lyons, Ethan Tyler
1c21110ffe Add files via upload
ICache_In_Place
2019-11-08 10:56:11 -05:00
Lyons, Ethan Tyler
6c4cd2468f Add files via upload
ICache_In_Place
2019-11-08 10:55:35 -05:00
Lyons, Ethan Tyler
b0f685c2e2 Add files via upload
ICache_In_Place
2019-11-08 10:55:08 -05:00
felsabbagh3
5d5ad9c4ec FIXED BUGS 2019-11-07 13:54:46 -05:00
felsabbagh3
58a9140f08 Before evict_wb_old removal 2019-11-07 13:27:38 -05:00
Savan Roshan
e4ee2a9cbd Parameterization working 2019-11-07 00:14:46 -05:00
felsabbagh3
9e2de897f0 Added simple_main 2019-11-07 00:10:06 -05:00
Savan Roshan
cb1bf65017 Parameterization working 2019-11-06 11:12:27 -05:00
Savan Roshan
3a71a2ebdb Fixed bugs in parameterization 2019-11-06 01:09:30 -05:00
Savan Roshan
8468e7d4d9 Added prefix DCACHE_ 2019-11-05 08:33:38 -05:00
Savan Roshan
1db160a289 Fixed parameterization 2019-11-04 14:32:02 -05:00
Savan Roshan
8264339853 Added Parameterization 2019-11-04 13:20:34 -05:00
felsabbagh3
a28a1c45c1 wsapwn tested - NOTE in vx_main.c 2019-11-03 20:56:07 -05:00
felsabbagh3
a39979a844 Fixed ASIC GPR warp number delay 2019-11-03 15:56:18 -05:00
felsabbagh3
bbb2373919 Intrinsics: tests for TMC+Control Divergence 2019-11-01 21:53:37 -04:00
Savan Roshan
2b9f6f3d0b Fixed eviction_wb 2019-11-01 00:39:02 -04:00
felsabbagh3
46b09028d0 Added runtime (kernel 2.0) 2019-10-30 23:40:01 -04:00
felsabbagh3
06e5f6df1d Init num cycles 2019-10-30 15:18:52 -04:00
felsabbagh3
7863175233 Set associative bank working 2019-10-30 14:57:20 -04:00