Bump barstools to fix a bug in MacroCompiler, bump testchipip to fix a
bug using verilator, make the whitespace consistend in Makefrag-verilator, explicitly name the verilog sources to match vsim, and update verisim/Makefile to use the new source variable names
This commit is contained in:
Submodule barstools updated: 1f58ea1e14...9d505d6063
Submodule testchipip updated: 1fa12ec979...4775caf9f2
@@ -6,6 +6,7 @@ MODEL ?= TestHarness
|
||||
CONFIG ?= DefaultExampleConfig
|
||||
CFG_PROJECT ?= $(PROJECT)
|
||||
TB ?= TestDriver
|
||||
TOP ?= ExampleTop
|
||||
|
||||
sim = $(sim_dir)/simulator-$(PROJECT)-$(CONFIG)
|
||||
sim_debug = $(sim_dir)/simulator-$(PROJECT)-$(CONFIG)-debug
|
||||
@@ -20,12 +21,12 @@ LDFLAGS := $(LDFLAGS) -L$(RISCV)/lib -Wl,-rpath,$(RISCV)/lib -L$(sim_dir) -lfesv
|
||||
include $(base_dir)/Makefrag
|
||||
include $(sim_dir)/Makefrag-verilator
|
||||
|
||||
long_name = $(PROJECT).$(MODEL).$(CONFIG)
|
||||
|
||||
rocketchip_vsrc_dir = $(ROCKETCHIP_DIR)/src/main/resources/vsrc
|
||||
|
||||
sim_vsrcs = \
|
||||
$(build_dir)/$(long_name).v \
|
||||
$(VERILOG_FILE) \
|
||||
$(HARNESS_FILE) \
|
||||
$(SMEMS_FILE) \
|
||||
$(rocketchip_vsrc_dir)/AsyncResetReg.v \
|
||||
$(rocketchip_vsrc_dir)/plusarg_reader.v \
|
||||
$(testchip_vsrcs)
|
||||
@@ -47,7 +48,7 @@ $(model_mk): $(sim_vsrcs) $(INSTALLED_VERILATOR)
|
||||
rm -rf $(build_dir)/$(long_name)
|
||||
mkdir -p $(build_dir)/$(long_name)
|
||||
$(VERILATOR) $(VERILATOR_FLAGS) -Mdir $(build_dir)/$(long_name) \
|
||||
-o $(sim) $< $(sim_csrcs) -LDFLAGS "$(LDFLAGS)" \
|
||||
-o $(sim) $(sim_vsrcs) $(sim_csrcs) -LDFLAGS "$(LDFLAGS)" \
|
||||
-CFLAGS "-I$(build_dir) -include $(model_header)"
|
||||
touch $@
|
||||
|
||||
|
||||
@@ -29,9 +29,8 @@ rocketchip_csrc_dir = $(ROCKETCHIP_DIR)/src/main/resources/csrc
|
||||
# Run Verilator to produce a fast binary to emulate this circuit.
|
||||
VERILATOR := $(INSTALLED_VERILATOR) --cc --exe
|
||||
VERILATOR_FLAGS := --top-module $(MODEL) \
|
||||
+define+PRINTF_COND=\$$c\(\"verbose\",\"\&\&\"\,\"done_reset\"\) \
|
||||
+define+STOP_COND=\$$c\(\"done_reset\"\) --assert \
|
||||
--output-split 20000 \
|
||||
+define+PRINTF_COND=\$$c\(\"verbose\",\"\&\&\"\,\"done_reset\"\) \
|
||||
+define+STOP_COND=\$$c\(\"done_reset\"\) --assert \
|
||||
--output-split 20000 \
|
||||
-Wno-STMTDLY --x-assign unique \
|
||||
-I$(base_dir)/testchipip/vsrc -I$(base_dir)/rocket-chip/vsrc \
|
||||
-O3 -CFLAGS "$(CXXFLAGS) -DVERILATOR -include $(rocketchip_csrc_dir)/verilator.h"
|
||||
-O3 -CFLAGS "$(CXXFLAGS) -DVERILATOR -include $(rocketchip_csrc_dir)/verilator.h"
|
||||
|
||||
Reference in New Issue
Block a user