wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
fc70bb3a4a16c303e610f802cb952ee1bb6d4ac0
vortex/hw/rtl/libs
History
Blaise Tine bd40e7db70 minor update - mux reordering to reduce critical path on input data
2021-03-21 11:43:57 -07:00
..
VX_bypass_buffer.v
reset networks optimization
2020-11-16 01:12:02 -08:00
VX_divider.v
multiplier unit optimization - using fifo for metadata, shift register optimization
2020-12-26 11:23:21 -08:00
VX_dp_ram.v
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
2021-03-04 20:51:03 -08:00
VX_elastic_buffer.v
minor updates
2021-01-17 13:58:43 -08:00
VX_fair_arbiter.v
adding input buffering to bus arbiters to reduce backpressure delay propagation
2020-12-05 17:31:29 -08:00
VX_fifo_queue.v
minor update
2021-02-27 02:31:05 -08:00
VX_fixed_arbiter.v
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
2021-03-04 20:51:03 -08:00
VX_index_buffer.v
fcvt fix
2021-01-25 02:22:00 -08:00
VX_index_queue.v
reset networks optimization
2020-11-16 01:12:02 -08:00
VX_lzc.v
minor update
2021-01-10 22:03:23 -08:00
VX_matrix_arbiter.v
lkg build rollout with 16cores optimization on arria10
2021-01-24 16:49:22 -08:00
VX_multiplier.v
RAM blocks inference fixes
2020-11-30 14:02:47 -08:00
VX_onehot_encoder.v
lkg build rollout with 16cores optimization on arria10
2021-01-24 16:49:22 -08:00
VX_pending_size.v
minor updates
2021-01-12 11:24:36 -08:00
VX_pipe_register.v
fixed pipe register reset issue in synthesis
2021-01-01 14:54:18 -08:00
VX_priority_encoder.v
minor optimization
2021-02-18 16:03:16 -08:00
VX_reset_relay.v
updating fdiv/fsqrt bram hex files, reset_delay updaet
2021-02-04 09:02:18 -08:00
VX_rr_arbiter.v
lkg build rollout with 16cores optimization on arria10
2021-01-24 16:49:22 -08:00
VX_scan.v
lkg build rollout with 16cores optimization on arria10
2021-01-24 16:49:22 -08:00
VX_scope.v
ccip write fix
2021-01-14 22:49:06 -08:00
VX_serial_div.v
reset networks optimization
2020-11-16 01:12:02 -08:00
VX_shift_register.v
lkg build rollout with 16cores optimization on arria10
2021-01-24 16:49:22 -08:00
VX_skid_buffer.v
minor update - mux reordering to reduce critical path on input data
2021-03-21 11:43:57 -07:00
VX_sp_ram.v
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
2021-03-04 20:51:03 -08:00
VX_stream_arbiter.v
using shiftreg-based skid buffers
2021-02-28 02:20:09 -08:00
VX_stream_demux.v
using shiftreg-based skid buffers
2021-02-28 02:20:09 -08:00