wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
d44144f72fa76c7a2923c4fc5b8ebaf148e3a3ba
vortex/hw/rtl/libs
History
Blaise Tine d44144f72f FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
..
VX_bypass_buffer.v
reset networks optimization
2020-11-16 01:12:02 -08:00
VX_countones.v
minor update
2020-12-03 16:21:20 -08:00
VX_divider.v
multiplier unit optimization - using fifo for metadata, shift register optimization
2020-12-26 11:23:21 -08:00
VX_dp_ram.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_elastic_buffer.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_fair_arbiter.v
adding input buffering to bus arbiters to reduce backpressure delay propagation
2020-12-05 17:31:29 -08:00
VX_fifo_queue.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_fixed_arbiter.v
data/dram bus refactoring
2020-12-06 03:37:22 -08:00
VX_index_buffer.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_index_queue.v
reset networks optimization
2020-11-16 01:12:02 -08:00
VX_lzc.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_matrix_arbiter.v
adding input buffering to bus arbiters to reduce backpressure delay propagation
2020-12-05 17:31:29 -08:00
VX_multiplier.v
RAM blocks inference fixes
2020-11-30 14:02:47 -08:00
VX_onehot_encooder.v
adding stream arbiter
2020-12-03 06:40:23 -08:00
VX_pipe_register.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_priority_encoder.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_rr_arbiter.v
adding input buffering to bus arbiters to reduce backpressure delay propagation
2020-12-05 17:31:29 -08:00
VX_scope.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_serial_div.v
reset networks optimization
2020-11-16 01:12:02 -08:00
VX_shift_register.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_skid_buffer.v
FPU float<->int conversion optimization
2020-12-29 15:37:45 -08:00
VX_stream_arbiter.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00
VX_stream_demux.v
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
2020-12-19 02:45:06 -08:00