Blaise Tine
|
47c3234659
|
minor update
|
2021-06-13 10:58:48 -07:00 |
|
Blaise Tine
|
b33a994f49
|
minor update
|
2021-03-29 23:51:05 -07:00 |
|
Blaise Tine
|
bd40e7db70
|
minor update - mux reordering to reduce critical path on input data
|
2021-03-21 11:43:57 -07:00 |
|
Blaise Tine
|
062d02ddce
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2021-03-04 20:51:03 -08:00 |
|
Blaise Tine
|
20d704b4d3
|
skid buffer optimization
|
2021-02-27 02:29:48 -08:00 |
|
Blaise Tine
|
700f9eea19
|
moving MUL unit into ALU unit
|
2021-02-23 13:49:02 -08:00 |
|
Blaise Tine
|
8775f63ec4
|
lkg build rollout with 16cores optimization on arria10
|
2021-01-24 16:49:22 -08:00 |
|
Blaise Tine
|
5c83c594c1
|
minor update
|
2021-01-07 17:25:59 -08:00 |
|
Blaise Tine
|
d44144f72f
|
FPU float<->int conversion optimization
|
2020-12-29 15:37:45 -08:00 |
|
Blaise Tine
|
3e9abb978b
|
fixed typo
|
2020-12-09 13:03:22 -08:00 |
|
Blaise Tine
|
e0905f8352
|
minor update
|
2020-12-09 05:34:27 -08:00 |
|
Blaise Tine
|
d0f2a3984d
|
adding input buffering to bus arbiters to reduce backpressure delay propagation
|
2020-12-05 17:31:29 -08:00 |
|
Blaise Tine
|
f575f16f57
|
minor update
|
2020-12-01 12:57:02 -08:00 |
|
Blaise Tine
|
ac1883a13f
|
tabs cleanup
|
2020-11-28 17:08:01 -05:00 |
|
Blaise Tine
|
a1fcdd467a
|
reset networks optimization
|
2020-11-16 01:12:02 -08:00 |
|
Blaise Tine
|
fceb561cbd
|
synchronous reset network optimization: only reset register when required
|
2020-11-11 20:54:54 -08:00 |
|
Blaise Tine
|
b14007f930
|
pipeline optimization: fixed GPR fanout delay to execute units
|
2020-11-07 02:01:21 -08:00 |
|
Blaise Tine
|
0a0b28aac0
|
minor update - 206-214 mhz
|
2020-08-29 05:14:08 -07:00 |
|
Blaise Tine
|
f292e5003d
|
quartus build fixes
|
2020-08-23 22:04:46 -07:00 |
|
Blaise Tine
|
96f5432592
|
minor update
|
2020-08-22 13:56:07 -07:00 |
|
Blaise Tine
|
0b355f228e
|
ibuffer addition
|
2020-08-22 00:22:04 -07:00 |
|