Commit Graph

22 Commits

Author SHA1 Message Date
wgulian3
61803741f8 Merge branch 'master' into fpga_synthesis
# Conflicts:
#	rtl/VX_back_end.v
#	rtl/VX_gpr_stage.v
#	rtl/VX_writeback.v
#	rtl/simulate/test_bench.cpp
#	rtl/simulate/test_bench.h
#	runtime/mains/dev/Makefile
2020-02-18 03:34:38 -05:00
felsabbagh3
be66e51613 Added CSRs, some Load unit tests are failing 2020-02-17 22:22:27 -08:00
wgulian3
8318aff69f Support exec multi-cycle for div/mul 2020-02-13 13:17:46 -05:00
fares
c09a15069b Improving critical path 2019-11-18 13:11:05 -05:00
fares
c6d56f11c3 Added EXEC to Warp Scheduler buffer 2019-11-18 11:34:51 -05:00
felsabbagh3
3b49b82c46 GPR ASIC Working 2019-10-29 23:20:16 -04:00
felsabbagh3
01efe02e8b CACHE WORKING just needs lb/sb 2019-10-25 03:03:09 -04:00
felsabbagh3
1e648c5819 FIxed first circular issue 2019-10-24 10:38:04 -04:00
felsabbagh3
1bfafca896 Cleanup before integration 2019-10-22 03:03:17 -04:00
felsabbagh3
121a985d12 Reset to Generic Register 2019-10-21 11:21:13 -04:00
felsabbagh3
84f5ccb484 Added CSR TID/WID reads 2019-10-21 02:10:05 -04:00
felsabbagh3
f7d826593f TMC working and tested 2019-10-18 16:09:06 -04:00
felsabbagh3
f7b55427b4 Added ISA2 infrastructure with bugs 2019-10-18 05:21:32 -04:00
felsabbagh3
629ed3f8f9 Before ISA2.0 2019-10-18 04:15:34 -04:00
felsabbagh3
559c64cb36 Cleanup 2019-10-18 02:20:38 -04:00
felsabbagh3
505bbc20c8 Removed FWD 2019-10-18 02:01:39 -04:00
felsabbagh3
6779d0fade Instruction Multiplex LSU/EXU 1 cycle DONE 2019-10-17 22:29:21 -04:00
felsabbagh3
95047fcadc Rename Stage that removes the need for forwarding 2019-10-17 00:48:54 -04:00
felsabbagh3
ee83e6d8c8 Moved GPR to back-end 2019-10-14 19:08:32 -04:00
felsabbagh3
e67310acfb New Warp Scheduler + VCD Enable 2019-09-15 00:12:41 -04:00
felsabbagh3
ecf81336db Finished FE and BE high-level 2019-09-08 19:28:53 -04:00
felsabbagh3
981bf0afe5 FE Done 2019-09-08 18:36:47 -04:00