41d520a9912221cb182a3b22b5a29236b646aa7e
Inside DPI code, have a vector of unique_ptrs that act as handles to multiple different trace logger instances. Each logger instance is instantiated in a single instance of the Verilog module, and multiple of these Verilog modules may be instantiated in the Chisel module (see simReq and simResp in MemTraceLogger).
Description
No description provided
Languages
Scala
91.6%
C++
3.9%
Verilog
3.6%
Makefile
0.9%