wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Use WithoutTLMonitors to slightly speed up chiseltests

Browse Source
This commit is contained in:
Hansung Kim
2023-05-08 14:38:15 -07:00
parent 54a3e3cf72
commit 2d4e28e862
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/test/scala/coalescing/CoalescingUnitTest.scala
View File

@@ -7,6 +7,7 @@ import org.scalatest.flatspec.AnyFlatSpec
import freechips.rocketchip.tilelink._ import freechips.rocketchip.tilelink._
import freechips.rocketchip.util.MultiPortQueue import freechips.rocketchip.util.MultiPortQueue
import freechips.rocketchip.diplomacy._ import freechips.rocketchip.diplomacy._
import freechips.rocketchip.subsystem.WithoutTLMonitors
import org.chipsalliance.cde.config.Parameters import org.chipsalliance.cde.config.Parameters
import chisel3.util.{DecoupledIO, Valid} import chisel3.util.{DecoupledIO, Valid}
import chisel3.util.experimental.BoringUtils import chisel3.util.experimental.BoringUtils
@@ -230,7 +231,7 @@ class CoalescerUnitTest extends AnyFlatSpec with ChiselScalatestTester {
} }
it should "coalesce fully consecutive accesses at size 4, only once" in { it should "coalesce fully consecutive accesses at size 4, only once" in {
test(LazyModule(new DummyCoalescingUnitTB()).module) test(LazyModule(new DummyCoalescingUnitTB()(new WithoutTLMonitors())).module)
.withAnnotations(Seq(VerilatorBackendAnnotation, VerilatorFlags(Seq("--coverage-line")), WriteFstAnnotation)) .withAnnotations(Seq(VerilatorBackendAnnotation, VerilatorFlags(Seq("--coverage-line")), WriteFstAnnotation))
// .withAnnotations(Seq(VcsBackendAnnotation, WriteFsdbAnnotation)) // .withAnnotations(Seq(VcsBackendAnnotation, WriteFsdbAnnotation))
{ c => { c =>
@@ -292,7 +293,7 @@ class CoalescerUnitTest extends AnyFlatSpec with ChiselScalatestTester {
} }
it should "coalesce identical addresses (stride of 0)" in { it should "coalesce identical addresses (stride of 0)" in {
test(LazyModule(new DummyCoalescingUnitTB()).module) test(LazyModule(new DummyCoalescingUnitTB()(new WithoutTLMonitors())).module)
.withAnnotations(Seq(VerilatorBackendAnnotation)) .withAnnotations(Seq(VerilatorBackendAnnotation))
{ c => { c =>
println(s"coalIO length = ${c.coalIOs(0).length}") println(s"coalIO length = ${c.coalIOs(0).length}")