wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 18 Packages Projects Releases Wiki Activity
1,804 Commits 8 Branches 0 Tags
4d3ff26a733e2a5e9b6e86afb89216cbbb8ccece
Commit Graph
1804 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Albert Ou b55e579c91 Override default baud rate for FireChip 
This avoids target software needing to explicitly set the divisor to
match the UART bridge.
 2020-07-07 23:00:14 -07:00
Jerry Zhao 56e1aeb400 Support FireSim diplomatic multiclock 2020-07-07 20:54:31 -07:00
Fang, ZitaoandGitHub 60f7ec60bd Merge pull request #588 from ucb-bar/ariane-decouple 
Test Suite Simplification
 2020-07-07 12:55:52 -07:00
Jerry Zhao c023cf0688 Rough initial implementation of diplomatic multiclock 2020-07-06 22:01:26 -07:00
alonamidandGitHub 19152d3b73 Update README.md (#619) 2020-07-06 20:29:34 -07:00
Jerry Zhao 661038f992 Deduplicate across Chiypard configs into a ChipyardBaseConfig 2020-07-06 17:54:24 -07:00
Zitao Fang 6cb8a60a80 Remove Key List 2020-07-05 21:18:31 -07:00
Zitao Fang 744e73fa92 Editing Docs 2020-07-05 21:05:21 -07:00
Jerry ZhaoandGitHub d3721bbd99 Merge pull request #618 from ucb-bar/mmio_fix 
Fixes for AXI4 MMIO and FBus ports
 2020-07-03 12:15:50 -07:00
Jerry Zhao a7047c4ba2 Fix FireChip BridgeBinders 2020-07-03 08:33:10 -07:00
Zitao Fang 104c350a59 Custom Core Integration Doc, 1st Revision 2020-07-02 15:56:15 -07:00
Zitao Fang 02a951703b Initialize riscv-sodor 2020-07-02 00:54:49 -07:00
Jerry Zhao 863f723708 Pipe through AXI4 MMIO and Slave ports to ChipTop | IOBinders fix 
* Fixes bug with AXI4 MMIO ports not being generated properly due to
   IOBinders issue. Additionally adds IOCells to AXI4 ports so that they
   appear in ChipTop
 * Change IOBinders to also require passing p: Parameters
   to child functions. Serialization of type targets via ClassTags fails
   for compound types, so we cannot use `BaseSubsystem with HasSomeTrait`
   as the type target in OverrideIOBinders.
 2020-06-30 13:42:06 -07:00
Zitao Fang d77c4afb36 Rollback .gitignore 2020-06-29 12:05:24 -07:00
Zitao Fang c85d8c4211 Remove generic parameter from this PR 2020-06-29 11:42:34 -07:00
Zitao Fang d9556e14f5 Merge branch 'dev' of github.com:ucb-bar/chipyard into ariane-decouple 2020-06-28 21:39:32 -07:00
Zitao Fang 7b5f474b04 Finished Custom Core Docs 2020-06-28 21:26:50 -07:00
Zitao Fang 42f93ff32d Merge branch 'dev' of github.com:ucb-bar/chipyard into custom-core-doc 2020-06-28 21:26:09 -07:00
David BiancolinandGitHub 1dd3ea4aeb Update TargetConfigs.scala 2020-06-27 13:44:52 -07:00
David BiancolinandGitHub 863e68ff30 Merge pull request #576 from ucb-bar/make-suffix-rules 
Disable all make suffix rules for improved EC2 performance
 2020-06-27 13:37:16 -07:00
David BiancolinandGitHub aad28dccdb Merge pull request #613 from ucb-bar/bloop 
Bloop Support
 2020-06-27 13:36:52 -07:00
David Biancolin 02c889b8b1 Bump FireSim 2020-06-25 17:42:38 -07:00
David Biancolin fe5785a3d6 Merge remote-tracking branch 'origin/dev' into bloop 2020-06-25 15:32:24 -07:00
David Biancolin a0f103e843 [make] Specify a custom bloop server port w/ BLOOP_NAILGUN_PORT 2020-06-25 14:14:08 -07:00
Zitao Fang 1c5bc7d0ff Integrate with new Rocket tile API 2020-06-24 20:55:37 -07:00
Zitao Fang df90442088 Merge branch 'dev' of github.com:ucb-bar/chipyard into ariane-decouple 2020-06-24 16:44:07 -07:00
Jerry ZhaoandGitHub 84e672cabb Merge pull request #605 from ucb-bar/rc-retile 
Bump Rocketchip to June 2020 for Tile changes
 2020-06-24 14:19:05 -07:00
Sam Steffl 774716ac9d udpated docs 2020-06-24 12:05:38 -07:00
Sam Steffl bfb09a68b4 openroad backend works for RocketConfig through drc. no docs 2020-06-24 11:22:05 -07:00
Jerry Zhao ec8089eff1 Merge remote-tracking branch 'origin/dev' into rc-retile 2020-06-23 17:00:01 +00:00
Jerry Zhao 16c8f47202 Bump Firesim 2020-06-23 16:31:41 +00:00
Zitao Fang 34bc8da002 Add a list of common config keys 2020-06-22 17:57:17 -07:00
Albert OuandGitHub f90b11f00a Merge pull request #607 from ucb-bar/dt-htif 
Emit htif node in device tree
 2020-06-22 14:44:48 -07:00
Sam Steffl 74807d6f29 passes macro_place at 20% utilization 2020-06-22 11:42:54 -07:00
David Biancolin f311aa37d1 [make] Remove unneeded CLASSES variables 2020-06-21 23:44:01 +00:00
David Biancolin c5b09541be [make] Find all build.sbt files and use them for bloop prereqs 2020-06-21 23:36:23 +00:00
David Biancolin 5e4d2103cc [setup] Don't re-init firesim in firesim-setup.sh 2020-06-21 23:26:25 +00:00
David Biancolin ce67134329 Support using bloop instead of SBT 2020-06-21 23:25:53 +00:00
Jerry Zhao 6b31afb1c3 Bump boom 2020-06-21 11:56:45 -07:00
David Biancolin 486cc5fce1 [firechip] Add a small target that should fit on all hosts 2020-06-20 13:57:11 -07:00
Sam Steffl c617c4db24 openroad floorplanning broken at TritonMacroPlace. needs debugging 2020-06-20 13:15:56 -07:00
Jerry Zhao a1cc62b85a Bump Rocket-chip again 2020-06-20 12:28:03 -07:00
Zitao Fang c407e39cd8 Completed most documentation (without AXI4 bus) 2020-06-20 01:04:56 -07:00
Jerry Zhao 2bfc4f6dd4 More fixes for RC bump 2020-06-19 14:44:07 -07:00
Zitao Fang c5c272b90d Custom core doc first draft 2020-06-19 13:51:57 -07:00
Sam Steffl 254304428b refactored openroad stuff into OpenROADTool base class. fixed PR suggestions 2020-06-19 12:03:59 -07:00
Albert Ou a9d349cb85 Emit htif node in device tree 2020-06-18 21:19:52 -07:00
Jerry Zhao f87522bf0e Fix AXI4 IOBinder for multi-channel systems 2020-06-18 17:36:51 -07:00
Jerry Zhao d245df9133 Bump Rocketchip to June 2020 for Tile changes 2020-06-18 17:25:31 -07:00
Sam Steffl 5acf583d88 OpenROAD synthesis complete with fake rams on nangate45 2020-06-18 13:55:33 -07:00