wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

make purpose of CachelessRocketConfig clearer

Browse Source
This commit is contained in:
Howard Mao
2019-09-10 11:09:44 -07:00
parent 9bb4215c7d
commit 200fec07e6
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
docs/Customization/Memory-Hierarchy.rst
View File

@@ -63,6 +63,9 @@ The Broadcast Hub
If you do not want to use the L2 cache (say, for a resource-limited embedded If you do not want to use the L2 cache (say, for a resource-limited embedded
design), you can create a configuration without it. Instead of using the L2 design), you can create a configuration without it. Instead of using the L2
cache, you will instead use RocketChip's TileLink broadcast hub. cache, you will instead use RocketChip's TileLink broadcast hub.
To make such a configuration, you can just copy the definition of
``RocketConfig`` but omit the ``WithInclusiveCache`` mixin from the
list of included mixims.
.. code-block:: scala .. code-block:: scala