make sure annotations are generated and carried through to verilog elaboration
This commit is contained in:
@@ -22,4 +22,5 @@ class TestHarness(implicit val p: Parameters) extends Module {
|
||||
|
||||
object Generator extends GeneratorApp {
|
||||
generateFirrtl
|
||||
generateAnno
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user