72 lines
2.8 KiB
Verilog
72 lines
2.8 KiB
Verilog
`include "VX_define.vh"
|
|
|
|
module VX_scoreboard #(
|
|
parameter CORE_ID = 0
|
|
) (
|
|
input wire clk,
|
|
input wire reset,
|
|
|
|
VX_decode_if ibuf_deq_if,
|
|
VX_writeback_if writeback_if,
|
|
input wire [`NW_BITS-1:0] deq_wid_next,
|
|
output wire delay
|
|
);
|
|
reg [`NUM_WARPS-1:0][`NUM_REGS-1:0] inuse_regs, inuse_regs_n;
|
|
reg [`NUM_REGS-1:0] deq_inuse_regs;
|
|
wire [`NUM_REGS-1:0] deq_real_inuse_regs;
|
|
|
|
assign deq_real_inuse_regs = deq_inuse_regs & ibuf_deq_if.used_regs;
|
|
|
|
assign delay = (| deq_real_inuse_regs);
|
|
|
|
wire reserve_reg = ibuf_deq_if.valid && ibuf_deq_if.ready && (ibuf_deq_if.wb != 0);
|
|
|
|
wire release_reg = writeback_if.valid && writeback_if.ready && writeback_if.eop;
|
|
|
|
always @(*) begin
|
|
inuse_regs_n = inuse_regs;
|
|
if (reserve_reg) begin
|
|
inuse_regs_n[ibuf_deq_if.wid][ibuf_deq_if.rd] = 1;
|
|
end
|
|
if (release_reg) begin
|
|
inuse_regs_n[writeback_if.wid][writeback_if.rd] = 0;
|
|
assert(inuse_regs[writeback_if.wid][writeback_if.rd] != 0)
|
|
else $error("*** %t: core%0d: invalid writeback register: wid=%0d, PC=%0h, rd=%0d",
|
|
$time, CORE_ID, writeback_if.wid, writeback_if.PC, writeback_if.rd);
|
|
end
|
|
end
|
|
|
|
always @(posedge clk) begin
|
|
if (reset) begin
|
|
inuse_regs <= (`NUM_WARPS*`NUM_REGS)'(0);
|
|
end else begin
|
|
inuse_regs <= inuse_regs_n;
|
|
end
|
|
deq_inuse_regs <= inuse_regs_n[deq_wid_next];
|
|
end
|
|
|
|
`ifdef DBG_PRINT_PIPELINE
|
|
always @(posedge clk) begin
|
|
if (ibuf_deq_if.valid && ~ibuf_deq_if.ready) begin
|
|
$display("%t: core%0d-stall: wid=%0d, PC=%0h, rd=%0d, wb=%0d, inuse=%b%b%b%b",
|
|
$time, CORE_ID, ibuf_deq_if.wid, ibuf_deq_if.PC, ibuf_deq_if.rd, ibuf_deq_if.wb,
|
|
deq_real_inuse_regs[ibuf_deq_if.rd], deq_real_inuse_regs[ibuf_deq_if.rs1], deq_real_inuse_regs[ibuf_deq_if.rs2], deq_real_inuse_regs[ibuf_deq_if.rs3]);
|
|
end
|
|
end
|
|
`endif
|
|
|
|
reg [31:0] stall_ctr;
|
|
always @(posedge clk) begin
|
|
if (reset) begin
|
|
stall_ctr <= 0;
|
|
end else if (ibuf_deq_if.valid && ~ibuf_deq_if.ready) begin
|
|
stall_ctr <= stall_ctr + 1;
|
|
assert(stall_ctr < 100000) else $error("*** %t: core%0d-stalled: wid=%0d, PC=%0h, rd=%0d, wb=%0d, inuse=%b%b%b%b",
|
|
$time, CORE_ID, ibuf_deq_if.wid, ibuf_deq_if.PC, ibuf_deq_if.rd, ibuf_deq_if.wb,
|
|
deq_real_inuse_regs[ibuf_deq_if.rd], deq_real_inuse_regs[ibuf_deq_if.rs1], deq_real_inuse_regs[ibuf_deq_if.rs2], deq_real_inuse_regs[ibuf_deq_if.rs3]);
|
|
end else if (ibuf_deq_if.valid && ibuf_deq_if.ready) begin
|
|
stall_ctr <= 0;
|
|
end
|
|
end
|
|
|
|
endmodule |