Files
vortex/hw/rtl/core
Hansung Kim 5034d8d14b tensor: Add buffer to hide 2cyc commit latency
Since operand and commit throughput are the same (2 cycles), it is
unnecessary to stall the dpu during the multi-cycle commit.
This enables the dpu to operate at full throughput of 1 operand every 2
cycles.
2024-05-16 20:09:08 -07:00
..
2024-03-06 01:39:17 -08:00
2023-12-28 12:12:11 -08:00
2024-05-07 13:58:32 -07:00
2024-05-07 13:58:32 -07:00
2023-11-10 02:47:05 -08:00
2023-12-20 15:07:23 -08:00
2023-12-20 15:07:23 -08:00
2024-05-07 13:54:10 -07:00
2023-11-10 02:47:05 -08:00
2023-11-27 02:04:53 -08:00
2024-05-03 15:07:24 -07:00
2023-11-10 02:47:05 -08:00
2024-05-07 13:54:10 -07:00
2024-05-07 13:58:32 -07:00
2024-05-07 13:56:51 -07:00
2023-11-10 02:47:05 -08:00
2024-05-07 13:54:10 -07:00