Commit Graph

149 Commits

Author SHA1 Message Date
Blaise Tine
77bca2deca constant integration updates 2020-11-16 02:39:53 -08:00
Blaise Tine
a1fcdd467a reset networks optimization 2020-11-16 01:12:02 -08:00
Blaise Tine
1bc4b8e7a8 constant integration updates, cache bank incoming_fill optimization 2020-11-15 23:01:24 -08:00
Blaise Tine
2904f6441d constant integration updates 2020-11-15 21:30:31 -08:00
Blaise Tine
5d58bf3d11 fixed l3cache hang using memory arbiter in afu 2020-11-15 06:36:32 -08:00
Blaise Tine
2e0f51af80 fixed instr/cycle perf counter 2020-11-12 11:41:25 -08:00
Blaise Tine
fceb561cbd synchronous reset network optimization: only reset register when required 2020-11-11 20:54:54 -08:00
Blaise Tine
ce95c40aee fixed redundant cache fills 2020-11-11 12:07:27 -05:00
Blaise Tine
d2bc820909 Merge branch 'master' of https://github.com/vortexgpgpu/vortex-dev 2020-11-10 14:01:58 -05:00
Blaise Tine
c1f23cf3ad fixed redundnat cache fill with dirty block, fixed cache tag_store critical path 2020-11-10 08:32:34 -08:00
Blaise Tine
725322807e fixed DRAM response backpressure inside Cache 2020-11-10 05:24:57 -08:00
Blaise Tine
7c384eaf7f fixed snoop forwarding hang 2020-11-09 20:02:33 -08:00
Blaise Tine
f8d54c6994 fixed cache_core_rsp_merge unit 2020-11-09 02:10:35 -08:00
Blaise Tine
203a184008 fixed bank_core_req_abr critical path 2020-11-08 18:25:32 -08:00
Blaise Tine
10505caae1 refactoring all arbiters with buffering for request count > 2, optimized the cache core response module in critical path when running as L2 2020-11-08 01:31:46 -08:00
Blaise Tine
af2bb3b789 cache fixes and opyimization - fmax moved from 162 mhz to 220 mhz!!! 2020-11-05 03:49:50 -08:00
Blaise Tine
4c6a74fa87 cache refactoring - phase 3 - added dedicated pipeline stage for tag access 2020-11-04 03:21:30 -08:00
Blaise Tine
cd8ce20bd6 minor improvement 2020-11-03 17:08:26 -08:00
Blaise Tine
323d2a3b3e minor fix 2020-11-03 15:34:35 -08:00
Blaise Tine
ba81d76e02 cache refactoring - phase 2 2020-11-03 04:51:40 -08:00
trmontgomery
4151ee197b per_bank_miss added to VX_cache.v 2020-11-02 12:07:10 -05:00
trmontgomery
40a9fd3aaf miss output vector added to cache.v and bank.v 2020-11-02 12:02:54 -05:00
Blaise Tine
5be1d85648 cache refactoring (fixed redundant fill requests, merged fill and writeback queues), optimized priority encoder, fixed crs cycles count 2020-11-02 01:50:12 -08:00
Blaise Tine
9a9f7955f0 basic test timing + scope tracing ccip 2020-10-27 17:04:04 -04:00
Blaise Tine
43ae82e788 vlsim fix, verilator fst trace, use ram optimization 2020-10-25 16:40:50 -07:00
Blaise Tine
e9d1754990 Merge branch 'master' of https://github.com/vortexgpgpu/vortex-dev 2020-10-20 11:49:35 -04:00
Blaise Tine
e6466b887c minor update 2020-10-20 08:45:21 -07:00
Blaise Tine
7529f72c5d fixed OPAE crash, added custom bram module to controll rw collision, dogfood testcase argurment, optimzed buffered fifo, quartus build optimization flags 2020-10-20 05:32:55 -07:00
Blaise Tine
32da50816f scope refactoring: adding modules definitions to VCD trace 2020-10-12 23:26:02 -04:00
Carter René Montgomery
a83048b3bd Comments 2020-10-06 14:50:56 -04:00
Carter René Montgomery
1f4af4777c Comments 2020-10-06 14:35:46 -04:00
Carter René Montgomery
d2ab8d3cc6 Added comments to prep for cache presentation 2020-10-05 14:49:47 -04:00
Blaise Tine
4e1007e5b2 scope refactoring 2020-10-03 18:53:21 -04:00
Blaise Tine
f6f95e0c46 mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL 2020-09-19 14:45:42 -04:00
Blaise Tine
42e3b6c45d fixed lmp_mult parameters, ram init filepath 2020-09-04 07:51:46 -07:00
Blaise Tine
31ffbe0d6a clean up 'stage_1_cycles' from cache 2020-09-01 03:39:03 -07:00
Blaise Tine
af84e01856 minor update 2020-08-31 06:17:49 -07:00
Blaise Tine
0a0b28aac0 minor update - 206-214 mhz 2020-08-29 05:14:08 -07:00
Blaise Tine
f292e5003d quartus build fixes 2020-08-23 22:04:46 -07:00
Blaise Tine
0b355f228e ibuffer addition 2020-08-22 00:22:04 -07:00
Blaise Tine
6c12391338 pipeline refactoring - fmax >= 222 mhz 2020-08-14 21:50:14 -07:00
Blaise Tine
65415d2bbc getting dogfood tests passing on Verilator! 2020-08-09 18:13:12 -04:00
Blaise Tine
cd29362d10 fixed FPU handshake, optimized writeback's critical path 2020-08-07 10:11:54 -07:00
Blaise Tine
31ee824862 merged fpu_port branch 2020-07-31 17:13:22 -04:00
Blaise Tine
4bdab8903e merge 2020-07-31 16:49:59 -04:00
Blaise Tine
c9755a0c48 lkg build with pipeline + FPU fixes 2020-07-31 09:29:44 -04:00
Blaise Tine
c2dd0a8b39 modelsim fixes && pipeline optimization 2020-07-28 14:20:23 -07:00
Blaise Tine
7c86b68977 pipeline refactoring: centralized issue buffer 2020-07-26 11:21:08 -04:00
Blaise Tine
1f63f9da25 new fpu implementation 2020-07-24 00:00:37 -04:00
Blaise Tine
dc7efbcfb4 pipeline refactoring 2020-07-21 05:22:47 -04:00