This website requires JavaScript.
Explore
Help
Sign In
wu-arch
/
vortex
Watch
1
Star
0
Fork
0
You've already forked vortex
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
1f4af4777cc512713241d11239d56420ef581e4a
vortex
/
hw
/
rtl
/
cache
History
Carter René Montgomery
1f4af4777c
Comments
2020-10-06 14:35:46 -04:00
..
VX_bank_core_req_arb.v
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
2020-09-19 14:45:42 -04:00
VX_bank.v
Comments
2020-10-06 14:35:46 -04:00
VX_cache_config.vh
fixed lmp_mult parameters, ram init filepath
2020-09-04 07:51:46 -07:00
VX_cache_core_req_bank_sel.v
quartus build fixes
2020-08-23 22:04:46 -07:00
VX_cache_core_rsp_merge.v
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
VX_cache_dram_fill_arb.v
round robin arbiter + auto buffered queue + fixed dcache arbiter
2020-06-20 17:56:04 -04:00
VX_cache_dram_req_arb.v
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
2020-09-19 14:45:42 -04:00
VX_cache_miss_resrv.v
ibuffer addition
2020-08-22 00:22:04 -07:00
VX_cache.v
mutiple fixes: parallel printf, fixed cycle in cache, opencl refactored vecadd and sgemm, regen opencl kernels with hard-float, fixed vortex io bus interface, fixed dpi floats APi to support multicore mode, make vlsim multicore default, make rtlsim multi-core default, removed POCL binaries from repository, updated Makefiles to use external POCL
2020-09-19 14:45:42 -04:00
VX_snp_forwarder.v
minor update - 206-214 mhz
2020-08-29 05:14:08 -07:00
VX_snp_rsp_arb.v
pipeline refactoring - fmax >= 222 mhz
2020-08-14 21:50:14 -07:00
VX_tag_data_access.v
clean up 'stage_1_cycles' from cache
2020-09-01 03:39:03 -07:00
VX_tag_data_store.v
getting dogfood tests passing on Verilator!
2020-08-09 18:13:12 -04:00