wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Define DBG_TRACE_CORE_PIPELINE_VCS for selective debug trace

Browse Source
This commit is contained in:
Hansung Kim
2023-11-27 16:05:15 -08:00
parent 99207c862c
commit f41b50fc07
3 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
hw/rtl/core/VX_commit.sv
View File

@@ -195,7 +195,7 @@ module VX_commit import VX_gpu_pkg::*; #(
end end
assign sim_wb_value = sim_wb_value_r; assign sim_wb_value = sim_wb_value_r;
`ifdef DBG_TRACE_CORE_PIPELINE `ifdef DBG_TRACE_CORE_PIPELINE_VCS
for (genvar i = 0; i < `ISSUE_WIDTH; ++i) begin for (genvar i = 0; i < `ISSUE_WIDTH; ++i) begin
always @(posedge clk) begin always @(posedge clk) begin
if (alu_commit_if[i].valid && alu_commit_if[i].ready) begin if (alu_commit_if[i].valid && alu_commit_if[i].ready) begin

2
hw/rtl/core/VX_decode.sv
View File

@@ -536,7 +536,7 @@ module VX_decode #(
assign fetch_if.ibuf_pop = decode_if.ibuf_pop; assign fetch_if.ibuf_pop = decode_if.ibuf_pop;
`ifdef DBG_TRACE_CORE_PIPELINE `ifdef DBG_TRACE_CORE_PIPELINE_VCS
always @(posedge clk) begin always @(posedge clk) begin
if (decode_if.valid && decode_if.ready) begin if (decode_if.valid && decode_if.ready) begin
`TRACE(1, ("%d: core%0d-decode: wid=%0d, PC=0x%0h, instr=0x%0h, ex=", $time, CORE_ID, decode_if.data.wid, decode_if.data.PC, instr)); `TRACE(1, ("%d: core%0d-decode: wid=%0d, PC=0x%0h, instr=0x%0h, ex=", $time, CORE_ID, decode_if.data.wid, decode_if.data.PC, instr));

2
hw/rtl/core/VX_dispatch.sv
View File

@@ -206,7 +206,7 @@ module VX_dispatch import VX_gpu_pkg::*; #(
end end
`endif `endif
`ifdef DBG_TRACE_CORE_PIPELINE `ifdef DBG_TRACE_CORE_PIPELINE_VCS
for (genvar i=0; i < `ISSUE_WIDTH; ++i) begin for (genvar i=0; i < `ISSUE_WIDTH; ++i) begin
always @(posedge clk) begin always @(posedge clk) begin
if (operands_if[i].valid && operands_if[i].ready) begin if (operands_if[i].valid && operands_if[i].ready) begin