wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

remove async reset for FPGA synthesis

Browse Source
This commit is contained in:
codetector
2020-02-19 23:19:05 -05:00
parent 072c89c433
commit e82e29c855
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
rtl/cache/VX_cache_data.v vendored
View File

@@ -79,10 +79,10 @@ module VX_cache_data
always @(posedge clk, posedge rst) begin : update_all always @(posedge clk, posedge rst) begin : update_all
if (rst) begin if (rst) begin
for (ini_ind = 0; ini_ind < NUM_IND; ini_ind=ini_ind+1) begin for (ini_ind = 0; ini_ind < NUM_IND; ini_ind=ini_ind+1) begin
data[ini_ind] <= 0; //data[ini_ind] <= 0;
tag[ini_ind] <= 0; //tag[ini_ind] <= 0;
valid[ini_ind] <= 0; valid[ini_ind] <= 0;
dirty[ini_ind] <= 0; //dirty[ini_ind] <= 0;
end end
end else begin end else begin
if (update_dirty) dirty[addr] <= dirt_new; // WRite Port if (update_dirty) dirty[addr] <= dirt_new; // WRite Port