wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

reset network update

Browse Source
This commit is contained in:
Blaise Tine
2021-07-13 05:19:39 -07:00
parent 25ef7d053c
commit e2416aae45
3 changed files with 19 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
hw/rtl/fp_cores/VX_fp_div.v
View File

@@ -33,6 +33,7 @@ module VX_fp_div #(
wire stall = ~ready_out && valid_out; wire stall = ~ready_out && valid_out;
wire enable = ~stall; wire enable = ~stall;
`ifndef VERILATOR
wire [LANES-1:0] fdiv_reset; wire [LANES-1:0] fdiv_reset;
VX_reset_relay #( VX_reset_relay #(
.DEPTH (LANES > 1), .DEPTH (LANES > 1),
@@ -42,6 +43,7 @@ module VX_fp_div #(
.reset (reset), .reset (reset),
.reset_o (fdiv_reset) .reset_o (fdiv_reset)
); );
`endif
for (genvar i = 0; i < LANES; i++) begin for (genvar i = 0; i < LANES; i++) begin
`ifdef VERILATOR `ifdef VERILATOR
@@ -59,7 +61,7 @@ module VX_fp_div #(
.RESETW (1) .RESETW (1)
) shift_req_dpi ( ) shift_req_dpi (
.clk (clk), .clk (clk),
.reset (fdiv_reset[i]), .reset (reset),
.enable (enable), .enable (enable),
.data_in (r), .data_in (r),
.data_out (result[i]) .data_out (result[i])

14
hw/rtl/fp_cores/VX_fp_fma.v
View File

@@ -39,6 +39,18 @@ module VX_fp_fma #(
wire stall = ~ready_out && valid_out; wire stall = ~ready_out && valid_out;
wire enable = ~stall; wire enable = ~stall;
`ifndef VERILATOR
wire [LANES-1:0] fma_reset;
VX_reset_relay #(
.DEPTH (LANES > 1),
.NUM_NODES (LANES)
) reset_relay (
.clk (clk),
.reset (reset),
.reset_o (fma_reset)
);
`endif
for (genvar i = 0; i < LANES; i++) begin for (genvar i = 0; i < LANES; i++) begin
reg [31:0] a, b, c; reg [31:0] a, b, c;
@@ -86,7 +98,7 @@ module VX_fp_fma #(
`else `else
acl_fmadd fmadd ( acl_fmadd fmadd (
.clk (clk), .clk (clk),
.areset (reset), .areset (fma_reset[i]),
.en (enable), .en (enable),
.a (a), .a (a),
.b (b), .b (b),

4
hw/rtl/fp_cores/VX_fp_sqrt.v
View File

@@ -32,6 +32,7 @@ module VX_fp_sqrt #(
wire stall = ~ready_out && valid_out; wire stall = ~ready_out && valid_out;
wire enable = ~stall; wire enable = ~stall;
`ifndef VERILATOR
wire [LANES-1:0] fsqrt_reset; wire [LANES-1:0] fsqrt_reset;
VX_reset_relay #( VX_reset_relay #(
.DEPTH (LANES > 1), .DEPTH (LANES > 1),
@@ -41,6 +42,7 @@ module VX_fp_sqrt #(
.reset (reset), .reset (reset),
.reset_o (fsqrt_reset) .reset_o (fsqrt_reset)
); );
`endif
for (genvar i = 0; i < LANES; i++) begin for (genvar i = 0; i < LANES; i++) begin
`ifdef VERILATOR `ifdef VERILATOR
@@ -58,7 +60,7 @@ module VX_fp_sqrt #(
.RESETW (1) .RESETW (1)
) shift_req_dpi ( ) shift_req_dpi (
.clk (clk), .clk (clk),
.reset (fsqrt_reset[i]), .reset (reset),
.enable (enable), .enable (enable),
.data_in (r), .data_in (r),
.data_out (result[i]) .data_out (result[i])