wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

tensor: Fix elaboration error on VCS

Browse Source
This commit is contained in:
Hansung Kim
2024-05-01 21:35:53 -07:00
parent 675e8ea130
commit 7fc5b6a374
3 changed files with 8 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
hw/rtl/core/VX_operands.sv
View File

@@ -308,10 +308,11 @@ module VX_operands import VX_gpu_pkg::*; #(
if (cycle == 32'd25000) begin if (cycle == 32'd25000) begin
for (integer k = 0; k < `NUM_REGS * ISSUE_RATIO; ++k) begin for (integer k = 0; k < `NUM_REGS * ISSUE_RATIO; ++k) begin
integer warp = i * ISSUE_RATIO + (k / `NUM_REGS); $display("warp %0d, thread %0d, register %0d: %0x",
integer thread = j; i * ISSUE_RATIO + (k / `NUM_REGS),
integer register = k % `NUM_REGS; j,
$display("warp %0d, thread %0d, register %0d: %0x", warp, thread, register, gpr_ram.ram[k]); k % `NUM_REGS,
gpr_ram.ram[k]);
end end
end end
end end

2
hw/rtl/core/VX_reduce_unit.sv
View File

@@ -252,7 +252,7 @@ module VX_reduce_unit #(
VX_elastic_buffer #( VX_elastic_buffer #(
.DATAW(NUM_LANES + PID_WIDTH + 1 + 1), .DATAW(NUM_LANES + PID_WIDTH + 1 + 1),
.SIZE(NUM_PACKETS), .SIZE(NUM_PACKETS)
) tmask_pid_store ( ) tmask_pid_store (
.clk(clk), .clk(clk),
.reset(reset), .reset(reset),

4
hw/rtl/core/VX_uop_sequencer.sv
View File

@@ -63,6 +63,8 @@ module VX_uop_sequencer import VX_gpu_pkg::*; (
localparam HMMA_SET3_STEP3_1 = UPC_BITS'(38); localparam HMMA_SET3_STEP3_1 = UPC_BITS'(38);
// register layout: f0-f7 used for A, f8-f15 used for B, f16-f23 used for C // register layout: f0-f7 used for A, f8-f15 used for B, f16-f23 used for C
logic [UPC_BITS-1:0] upc, upc_r, upc_n;
always @(*) begin always @(*) begin
case (upc) case (upc)
`include "VX_tensor_ucode.vh" `include "VX_tensor_ucode.vh"
@@ -72,8 +74,6 @@ module VX_uop_sequencer import VX_gpu_pkg::*; (
endcase endcase
end end
logic [UPC_BITS-1:0] upc, upc_r, upc_n;
wire [UBR_BITS-1:0] ubr = uop[UOP_TABLE_WIDTH-1:UOP_TABLE_WIDTH-UBR_BITS]; wire [UBR_BITS-1:0] ubr = uop[UOP_TABLE_WIDTH-1:UOP_TABLE_WIDTH-UBR_BITS];
wire [UPC_BITS-1:0] next_upc = uop[UOP_TABLE_WIDTH-UBR_BITS-1:UOP_TABLE_WIDTH-UBR_BITS-UPC_BITS]; wire [UPC_BITS-1:0] next_upc = uop[UOP_TABLE_WIDTH-UBR_BITS-1:UOP_TABLE_WIDTH-UBR_BITS-UPC_BITS];