wu-arch/vortex
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

minor update

Browse Source
This commit is contained in:
Blaise Tine
2021-06-13 10:58:48 -07:00
parent a315d0087d
commit 47c3234659
11 changed files with 39 additions and 109 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
hw/rtl/cache/VX_bank.v vendored
View File

@@ -476,7 +476,7 @@ module VX_bank #(
VX_skid_buffer #(
.DATAW (CORE_TAG_WIDTH + (1 + `WORD_WIDTH + `REQS_BITS) * NUM_PORTS),
.BUFFERED (NUM_BANKS == 1)
.USE_FASTREG (NUM_BANKS == 1)
) core_rsp_req (
.clk (clk),
.reset (reset),

4
hw/rtl/cache/VX_cache_core_rsp_merge.v vendored
View File

@@ -107,7 +107,7 @@ module VX_cache_core_rsp_merge #(
VX_skid_buffer #(
.DATAW (NUM_REQS + CORE_TAG_WIDTH + (NUM_REQS *`WORD_WIDTH)),
.BUFFERED (1)
.USE_FASTREG (1)
) pipe_reg (
.clk (clk),
.reset (reset),
@@ -156,7 +156,7 @@ module VX_cache_core_rsp_merge #(
for (genvar i = 0; i < NUM_REQS; i++) begin
VX_skid_buffer #(
.DATAW (CORE_TAG_WIDTH + `WORD_WIDTH),
.BUFFERED (1)
.USE_FASTREG (1)
) pipe_reg (
.clk (clk),
.reset (reset),