Hansung Kim f26c9dfb11 Put pipereg between uncoalescer output and respQueue ...

... to break the combinational loop resulting from MultiPortQueue's
enq.ready port being dependent on enq.valid.  This seems to manifest
only when time-coalescing is enabled.

2024-01-22 17:34:34 -08:00

src

Put pipereg between uncoalescer output and respQueue

2024-01-22 17:34:34 -08:00

.gitignore

Don't gitignore *.v

2024-01-19 16:09:41 -08:00

.gitmodules

add back purged files

2024-01-17 16:40:13 -08:00

.scalafix.conf

add back purged files

2024-01-17 16:40:13 -08:00

.scalafmt.conf

Add .scalafmt.conf

2023-03-27 14:38:02 -07:00

build.sbt

add back purged files

2024-01-17 16:40:13 -08:00

LICENSE.Berkeley

add back purged files

2024-01-17 16:40:13 -08:00

LICENSE.SiFive

add back purged files

2024-01-17 16:40:13 -08:00

Description

No description provided

1.3 MiB

Languages

Scala 91.6%

C++ 3.9%

Verilog 3.6%

Makefile 0.9%