Hansung Kim de6d6eee1a Fix request shift queue not enqueuing when empty ...

The queue was enabling shifting of the registers whenever deq.ready
was 1, even when the queue was empty.  This caused `wen` to disable
writing enq.bits to any of the entries in the queue.  Fixed by setting
`shift` to 0 when queue is empty.

2023-04-20 21:12:19 -07:00

src

Fix request shift queue not enqueuing when empty

2023-04-20 21:12:19 -07:00

.scalafmt.conf

Add .scalafmt.conf

2023-03-27 14:38:02 -07:00

Description

No description provided

1.3 MiB

Languages

Scala 91.6%

C++ 3.9%

Verilog 3.6%

Makefile 0.9%