Hansung Kim 6755cb3eec Lax traceReadCycle advancing logic ...

Trying to advance trace cycle while downstream is blocking
is tricky because DPI call is synchronous, and that gives
timing difference between the line we have fired to downstream
and the current cycle counter we maintain.
Just stall the counter whenever downstream is not ready
for now.

2023-05-08 00:49:30 -07:00

src

Lax traceReadCycle advancing logic

2023-05-08 00:49:30 -07:00

.scalafmt.conf

Add .scalafmt.conf

2023-03-27 14:38:02 -07:00

Description

No description provided

1.3 MiB

Languages

Scala 91.6%

C++ 3.9%

Verilog 3.6%

Makefile 0.9%