wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Test with Get() and doc source ID allocation

Browse Source
This commit is contained in:
Hansung Kim
2023-03-06 23:15:30 -08:00
parent 760d3f5aa2
commit 337272764b
1 changed files with 10 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
src/main/scala/tilelink/Coalescing.scala
View File

@@ -55,19 +55,22 @@ class CoalescingUnit(numThreads: Int = 1)(implicit p: Parameters)
// out.a.bits.data := 0xFF.U // out.a.bits.data := 0xFF.U
// dontTouch(out.a.bits.data) // dontTouch(out.a.bits.data)
tlOut.a.bits := edgeOut tlOut.a.bits := edgeOut
.Put( .Get(
// FIXME: When using TLRAM, unlike TLTestRAM, D requests do not come
// around immediately, so need to keep track of inflight requests and
// allocate sourceId accordingly.
fromSource = 0.U, fromSource = 0.U,
toAddress = 0.U, toAddress = tlIn.a.bits.data, // should be aligned to 2**lgSize
// 64 bits = 8 bytes = 2**(3) bytes // 64 bits = 8 bytes = 2**(3) bytes
lgSize = 3.U, lgSize = 0.U,
// data = (i + 100).U // data = (i + 100).U
data = tlIn.a.bits.data + 0xFF.U // data = tlIn.a.bits.data + 0xFF.U
) )
._2 ._2
tlIn.d <> tlOut.d tlIn.d <> tlOut.d
}
node.out.foreach { case (tl, _) => dontTouch(tlOut.a)
dontTouch(tl.a) dontTouch(tlOut.d)
} }
val (tlCoal, _) = coalescerNode.out(0) val (tlCoal, _) = coalescerNode.out(0)
dontTouch(tlCoal.a) dontTouch(tlCoal.a)