wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Require MSHR size matches nSrcId to L2

Browse Source
This commit is contained in:
Hansung Kim
2023-11-10 15:04:32 -08:00
parent 5adf334af4
commit 257232dec8
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/rocket/VortexFatBank.scala
View File

@@ -25,6 +25,8 @@ case class L1SystemConfig(
def coreTagPlusSizeWidth: Int = { def coreTagPlusSizeWidth: Int = {
log2Ceil(wordSize) + coreTagWidth log2Ceil(wordSize) + coreTagWidth
} }
require(mshrSize == l2ReqSourceGenSize,
"MSHR size must match the number of sourceIds to downstream.")
} }
object defaultL1SystemConfig object defaultL1SystemConfig
@@ -38,9 +40,7 @@ object defaultL1SystemConfig
l2ReqSourceGenSize = 8, l2ReqSourceGenSize = 8,
uncachedAddrSets = Seq(AddressSet(0x2000000L, 0xffL)), uncachedAddrSets = Seq(AddressSet(0x2000000L, 0xffL)),
icacheInstAddrSets = Seq(AddressSet(0x80000000L, 0xfffffffL)) icacheInstAddrSets = Seq(AddressSet(0x80000000L, 0xfffffffL))
) { )
require(mshrSize != l2ReqSourceGenSize)
}
class L1System(config: L1SystemConfig)(implicit p: Parameters) class L1System(config: L1SystemConfig)(implicit p: Parameters)
extends LazyModule { extends LazyModule {