wu-arch/radiance
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Use cf-interpolator for simulation-time string

Browse Source 
sizeInBits is a sim-time variable.
This commit is contained in:
Hansung Kim
2023-08-23 17:44:57 -07:00
parent 218e3cad92
commit 0fa14b7661
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/Coalescing.scala
View File

@@ -1056,7 +1056,7 @@ class Uncoalescer(
val sizeInBits = ((1.U << logSize) << 3.U).asUInt val sizeInBits = ((1.U << logSize) << 3.U).asUInt
assert( assert(
(dataWidth > 0).B && (dataWidth.U % sizeInBits === 0.U), (dataWidth > 0).B && (dataWidth.U % sizeInBits === 0.U),
s"coalesced data width ($dataWidth) not evenly divisible by core req size ($sizeInBits)" cf"coalesced data width ($dataWidth) not evenly divisible by core req size ($sizeInBits)"
) )
val numChunks = dataWidth / 32 val numChunks = dataWidth / 32