felsabbagh3
|
3b49b82c46
|
GPR ASIC Working
|
2019-10-29 23:20:16 -04:00 |
|
felsabbagh3
|
4aa04e76e6
|
Simulate debug
|
2019-10-29 14:28:20 -04:00 |
|
felsabbagh3
|
715982cca7
|
Modelsim Working + Simulating + dumping - Some bugs
|
2019-10-27 03:36:02 -04:00 |
|
felsabbagh3
|
1645a04b1d
|
Fixed SM + added def SYN
|
2019-10-22 15:56:30 -04:00 |
|
felsabbagh3
|
b7af8c3f34
|
Integrated Shared Memory
|
2019-10-22 05:03:47 -04:00 |
|
felsabbagh3
|
c21e400f9f
|
Readded IPDOM stack + SPLIT/Join tested
|
2019-10-21 21:26:21 -04:00 |
|
felsabbagh3
|
b6375e76de
|
Readded IPDOM stack + SPLIT/Join tested
|
2019-10-21 21:24:49 -04:00 |
|
Lingjun Zhu
|
e2cd8102eb
|
Uncommented the necessary line about write_bit_mask on VX_gpr.v again, try synthesizing
|
2019-10-21 17:09:51 -04:00 |
|
felsabbagh3
|
121a985d12
|
Reset to Generic Register
|
2019-10-21 11:21:13 -04:00 |
|
felsabbagh3
|
84f5ccb484
|
Added CSR TID/WID reads
|
2019-10-21 02:10:05 -04:00 |
|
felsabbagh3
|
797801ebae
|
CENA/CENB Modifications + Still not working
|
2019-10-19 14:52:57 -04:00 |
|
felsabbagh3
|
4cae140ac1
|
Mem technology compiling but still reading all zeros
|
2019-10-18 16:45:42 -04:00 |
|
felsabbagh3
|
ccbb2acab5
|
LSU+EXU minor
|
2019-10-17 22:38:09 -04:00 |
|
felsabbagh3
|
6779d0fade
|
Instruction Multiplex LSU/EXU 1 cycle DONE
|
2019-10-17 22:29:21 -04:00 |
|
Lingjun Zhu
|
a4d6ada16d
|
Fixed the issues of memory during synthesis
|
2019-10-17 14:18:52 -04:00 |
|
felsabbagh3
|
7fd5312b67
|
minor
|
2019-10-17 10:50:36 -04:00 |
|
felsabbagh3
|
95047fcadc
|
Rename Stage that removes the need for forwarding
|
2019-10-17 00:48:54 -04:00 |
|
felsabbagh3
|
8bc3b8b0a5
|
Need to link SystemC for sc_time_stamp()
|
2019-10-14 23:25:14 -04:00 |
|
felsabbagh3
|
22f02820cf
|
GPR back-end with mem
|
2019-10-14 19:10:47 -04:00 |
|
felsabbagh3
|
ee83e6d8c8
|
Moved GPR to back-end
|
2019-10-14 19:08:32 -04:00 |
|
Lingjun Zhu
|
f28cd286e6
|
Implemented the GPR model with the CLN28HPC memory block
|
2019-10-13 20:27:28 -04:00 |
|
Lingjun Zhu
|
d5dad1c442
|
Updated the two-port GPR model
|
2019-10-13 19:52:14 -04:00 |
|
felsabbagh3
|
fb3bc60189
|
Finalized GPR with 3-Port Structure
|
2019-09-11 14:53:32 -04:00 |
|
felsabbagh3
|
3c3a443bd5
|
New RF with Evaluation
|
2019-09-11 01:04:23 -04:00 |
|
felsabbagh3
|
8d143d7739
|
Quartus + GPR evaluation
|
2019-09-10 20:23:01 -04:00 |
|
felsabbagh3
|
4e8da1811a
|
New GPR structure - Clone or WSPAWN
|
2019-09-09 22:17:20 -04:00 |
|
felsabbagh3
|
bce9bc443c
|
GPR Wrapper in Decode
|
2019-09-09 01:03:13 -04:00 |
|