8 lines
134 B
Verilog
8 lines
134 B
Verilog
module VX_gpr (
|
|
input clk, // Clock
|
|
input clk_en, // Clock Enable
|
|
input rst_n, // Asynchronous reset active low
|
|
|
|
);
|
|
|
|
endmodule |