Blaise Tine
|
5192846c72
|
minor updates
|
2021-09-10 02:57:05 -07:00 |
|
Blaise Tine
|
ca46b0a0be
|
OUTPUT_REG => OUT_REG renaming
|
2021-09-09 03:05:38 -07:00 |
|
Blaise Tine
|
134cbcfc5a
|
optimize critical path inside cache bank
|
2021-09-07 23:44:51 -07:00 |
|
Blaise Tine
|
3e014c8285
|
fmax optimizations bundles
|
2021-09-06 01:36:57 -07:00 |
|
Blaise Tine
|
90b50277d0
|
cache multi-porting fixes + optimization
|
2021-08-29 18:33:49 -07:00 |
|
Blaise Tine
|
e26cfab04d
|
bank area optimization
|
2021-08-29 02:25:55 -07:00 |
|
Blaise Tine
|
6674e8c44a
|
cache bank area optimization + multi-porting fix for l2/l3 caches
|
2021-08-28 21:34:06 -07:00 |
|
Blaise Tine
|
26e94dde44
|
cache area optimization by disabling BRAM read-during-write bypassing for tag/data stores
|
2021-08-26 12:27:38 -07:00 |
|
Blaise Tine
|
f12be56d7c
|
fixed Verilator warnings
|
2021-08-13 05:52:43 -04:00 |
|
Blaise Tine
|
c2b3aaa7d1
|
enabling delayed tracing
|
2021-08-12 20:05:43 -07:00 |
|
Blaise Tine
|
9098495153
|
MSHR Redesign: removed fifo replay constraints and overheads
|
2021-08-12 01:49:32 -07:00 |
|
Blaise Tine
|
7b8fe11e6a
|
unused variables refactoring
|
2021-08-05 01:46:26 -07:00 |
|
Blaise Tine
|
6525dff158
|
fixed no shared memory bug, fixed cache debug log
|
2021-08-02 15:59:33 -07:00 |
|
Blaise Tine
|
b307c40ae7
|
mshr critical path optimization
|
2021-07-26 21:11:17 -07:00 |
|
Blaise Tine
|
ea1e0f201e
|
OUTPUT_REG refactoring
|
2021-07-23 06:58:37 -07:00 |
|
Blaise Tine
|
1f94a1e673
|
minor update
|
2021-07-22 14:11:59 -07:00 |
|
Blaise Tine
|
b3e54a837e
|
minor update
|
2021-07-20 12:01:04 -07:00 |
|
Blaise Tine
|
53b3d42908
|
cache's core response queue size control
|
2021-07-16 13:09:29 -07:00 |
|
Blaise Tine
|
0bec734532
|
icache readonly optimization
|
2021-07-15 14:16:05 -07:00 |
|
Blaise Tine
|
d9425cc484
|
cache elastic buffer optimization
|
2021-07-15 11:59:49 -07:00 |
|
Blaise Tine
|
8678150ce0
|
cache multi-porting optimization
|
2021-07-15 11:54:27 -07:00 |
|
Blaise Tine
|
10e9ee124b
|
using onehot multiplexer to reduce critical path
|
2021-07-08 00:26:59 -07:00 |
|
Blaise Tine
|
f84c8a0b5d
|
instr_sched => ibuffer
|
2021-06-27 19:36:43 -07:00 |
|
Blaise Tine
|
57143f5889
|
synthesis optimizations
|
2021-06-17 16:43:43 -07:00 |
|
Blaise Tine
|
47c3234659
|
minor update
|
2021-06-13 10:58:48 -07:00 |
|
Blaise Tine
|
5d2437d887
|
refactoring cache_config
|
2021-05-27 14:41:46 -07:00 |
|
Blaise Tine
|
d8517d4d08
|
minor update
|
2021-05-26 13:37:07 -07:00 |
|
Blaise Tine
|
04a1c0e9eb
|
IN_ORDER_MEM feature doesn't work becasue when cache bank's mem-req-queue is full, we need to schedule the mem response and skip the mshr
|
2021-05-01 13:44:08 -07:00 |
|
Blaise Tine
|
8410c49f53
|
code refactoring: DRAM => MEM renaming
|
2021-04-26 00:58:48 -07:00 |
|
Blaise Tine
|
aff5903a22
|
minor ibuffer critical path optimization.
|
2021-04-19 20:53:13 -07:00 |
|
Blaise Tine
|
625689796f
|
minor update
|
2021-04-04 23:42:57 -07:00 |
|
Blaise Tine
|
062d02ddce
|
Merge branch 'master' of https://github.gatech.edu/casl/Vortex
|
2021-03-04 20:51:03 -08:00 |
|
Blaise Tine
|
3f5fd6d394
|
using shiftreg-based skid buffers
|
2021-02-28 02:20:09 -08:00 |
|
Blaise Tine
|
700f9eea19
|
moving MUL unit into ALU unit
|
2021-02-23 13:49:02 -08:00 |
|
Blaise Tine
|
7560202f8b
|
cache bank refactoring - removing unecessary core response fifo & restoring single port data access
|
2021-02-21 21:47:46 -08:00 |
|
Blaise Tine
|
ccb74ef286
|
cache data access with decoupled read/write ports
|
2021-02-21 15:18:24 -08:00 |
|
Blaise Tine
|
05f93fac20
|
minor update
|
2021-02-20 13:15:15 -08:00 |
|
Blaise Tine
|
9eed48435c
|
instruction decode optimization
|
2021-02-14 00:19:54 -08:00 |
|
Blaise Tine
|
3c37db877a
|
cache specialization for in-order DRAM reponses
|
2021-02-13 20:23:29 -08:00 |
|
Blaise Tine
|
665b97b810
|
multi-ported cache support for streaming
|
2021-02-08 16:13:32 -08:00 |
|
Blaise Tine
|
111cc29482
|
minor update
|
2021-02-04 15:28:04 -08:00 |
|
Blaise Tine
|
32b94f61f2
|
minor update
|
2021-02-01 11:00:09 -08:00 |
|
Blaise Tine
|
62ff97d6e1
|
minor update - smem perf update
|
2021-02-01 10:29:20 -08:00 |
|
Blaise Tine
|
dc18bfabb8
|
minor update - remove mshr data store
|
2021-01-30 06:40:48 -08:00 |
|
Blaise Tine
|
5419859281
|
fcvt fix
|
2021-01-25 02:22:00 -08:00 |
|
Blaise Tine
|
8775f63ec4
|
lkg build rollout with 16cores optimization on arria10
|
2021-01-24 16:49:22 -08:00 |
|
Blaise Tine
|
74a687e395
|
minor updates
|
2021-01-18 05:43:30 -08:00 |
|
Blaise Tine
|
a7f6b9fffc
|
minor updates
|
2021-01-17 18:18:05 -08:00 |
|
Blaise Tine
|
8b42393189
|
minor updates
|
2021-01-17 17:33:41 -08:00 |
|
Blaise Tine
|
a046bd7a73
|
cache pipeline optimization
|
2021-01-17 17:19:52 -08:00 |
|