wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Uncommented the necessary line about write_bit_mask on VX_gpr.v again, try synthesizing

Browse Source
This commit is contained in:
Lingjun Zhu
2019-10-21 17:09:51 -04:00
parent 0672389edc
commit e2cd8102eb
2 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/VX_gpr.v
View File

@@ -44,7 +44,7 @@ module VX_gpr (
wire cena_1 = (VX_gpr_read.rs1 == 0); wire cena_1 = (VX_gpr_read.rs1 == 0);
wire cena_2 = (VX_gpr_read.rs2 == 0); wire cena_2 = (VX_gpr_read.rs2 == 0);
// wire[127:0] write_bit_mask = {{32{~(VX_writeback_inter.wb_valid[3])}}, {32{~(VX_writeback_inter.wb_valid[2])}}, {32{~(VX_writeback_inter.wb_valid[1])}}, {32{~(VX_writeback_inter.wb_valid[0])}}}; wire[127:0] write_bit_mask = {{32{~(VX_writeback_inter.wb_valid[3])}}, {32{~(VX_writeback_inter.wb_valid[2])}}, {32{~(VX_writeback_inter.wb_valid[1])}}, {32{~(VX_writeback_inter.wb_valid[0])}}};
/* verilator lint_off PINCONNECTEMPTY */ /* verilator lint_off PINCONNECTEMPTY */
rf2_32x128_wm1 first_ram ( rf2_32x128_wm1 first_ram (
.CENYA(), .CENYA(),

4
syn/syn.tcl
View File

@@ -19,6 +19,10 @@ set_ideal_network [get_ports clk]
set_max_fanout 20 [get_ports reset] set_max_fanout 20 [get_ports reset]
set_false_path -from [get_ports reset] set_false_path -from [get_ports reset]
set_register_merging Vortex FALSE
set compile_seqmap_propagate_constants false
set compile_seqmap_propagate_high_effort false
compile_ultra -no_autoungroup compile_ultra -no_autoungroup
ungroup -all -flatten ungroup -all -flatten
uniquify uniquify