wu-arch/kernels
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Resseting GPR

Browse Source
This commit is contained in:
felsabbagh3
2020-04-04 10:13:26 -07:00
parent 10e445d459
commit 70bd673031
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/byte_enabled_simple_dual_port_ram.v
View File

@@ -25,9 +25,9 @@ module byte_enabled_simple_dual_port_ram
always @(posedge clk, posedge reset) begin always @(posedge clk, posedge reset) begin
// TODO Clearing ram not currently supported on FPGA. // TODO Clearing ram not currently supported on FPGA.
if (reset) begin if (reset) begin
`ifdef ASIC // `ifdef ASIC
for (ini = 0; ini < 32; ini = ini + 1) GPR[ini] <= 0; for (ini = 0; ini < 32; ini = ini + 1) GPR[ini] <= 0;
`endif // `endif
end end
else if(we) begin else if(we) begin
integer thread_ind; integer thread_ind;