f77f1edecc
This is necessary because Verilog package definitions need to be compiled before the modules that reference them, but the compilation order is not enforced with addResource()s.
68 lines
2.3 KiB
Makefile
68 lines
2.3 KiB
Makefile
HELP_COMPILATION_VARIABLES += \
|
|
" USE_VPD = set to '1' to build VCS simulator to emit VPD instead of FSDB."
|
|
|
|
HELP_SIMULATION_VARIABLES += \
|
|
" USE_VPD = set to '1' to run VCS simulator emitting VPD instead of FSDB."
|
|
|
|
ifndef USE_VPD
|
|
get_waveform_flag=+fsdbfile=$(1).fsdb
|
|
else
|
|
get_waveform_flag=+vcdplusfile=$(1).vpd
|
|
endif
|
|
|
|
# If ntb_random_seed unspecified, vcs uses 1 as constant seed.
|
|
# Set ntb_random_seed_automatic to actually get a random seed
|
|
ifdef RANDOM_SEED
|
|
SEED_FLAG=+ntb_random_seed=$(RANDOM_SEED)
|
|
else
|
|
SEED_FLAG=+ntb_random_seed_automatic
|
|
endif
|
|
|
|
CLOCK_PERIOD ?= 1.0
|
|
RESET_DELAY ?= 777.7
|
|
|
|
#----------------------------------------------------------------------------------------
|
|
# gcc configuration/optimization
|
|
#----------------------------------------------------------------------------------------
|
|
include $(base_dir)/sims/common-sim-flags.mk
|
|
|
|
VCS_CXXFLAGS = $(SIM_CXXFLAGS)
|
|
VCS_LDFLAGS = $(SIM_LDFLAGS)
|
|
|
|
# vcs requires LDFLAGS to not include library names (i.e. -l needs to be separate)
|
|
VCS_CC_OPTS = \
|
|
-CFLAGS "$(VCS_CXXFLAGS)" \
|
|
-LDFLAGS "$(filter-out -l%,$(VCS_LDFLAGS))" \
|
|
$(filter -l%,$(VCS_LDFLAGS))
|
|
|
|
VCS_NONCC_OPTS = \
|
|
-notice \
|
|
-line \
|
|
+lint=all,noVCDE,noONGS,noUI,noPCTIO-L,noPCTI-L \
|
|
-error=PCWM-L \
|
|
-error=noZMMCM \
|
|
-timescale=1ns/10ps \
|
|
-quiet \
|
|
-q \
|
|
+rad \
|
|
+vcs+lic+wait \
|
|
+vc+list \
|
|
+incdir+$(base_dir)/generators/radiance/src/main/resources/vsrc/vortex/third_party/fpnew/src/common_cells/include \
|
|
$(base_dir)/generators/radiance/src/main/resources/vsrc/vortex/third_party/fpnew/src/fpnew_pkg.sv \
|
|
$(base_dir)/generators/radiance/src/main/resources/vsrc/vortex/third_party/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv \
|
|
$(base_dir)/generators/radiance/src/main/resources/vsrc/vortex/third_party/fpnew/src/common_cells/src/cb_filter_pkg.sv \
|
|
$(base_dir)/generators/radiance/src/main/resources/vsrc/vortex/third_party/fpnew/src/common_cells/src/cf_math_pkg.sv \
|
|
$(base_dir)/generators/radiance/src/main/resources/vsrc/vortex/third_party/fpnew/src/common_cells/src/ecc_pkg.sv \
|
|
-f $(sim_common_files) \
|
|
-sverilog +systemverilogext+.sv+.svi+.svh+.svt -assert svaext +libext+.sv \
|
|
+v2k +verilog2001ext+.v95+.vt+.vp +libext+.v \
|
|
-debug_pp \
|
|
+incdir+$(GEN_COLLATERAL_DIR)
|
|
|
|
VCS_PREPROC_DEFINES = \
|
|
+define+VCS
|
|
|
|
ifndef USE_VPD
|
|
VCS_PREPROC_DEFINES += +define+FSDB
|
|
endif
|