* Use the given port prefix (fix a bug preventing two unit tests from passing) * Support firrtl output in addition to Verilog
8a30579a3e