joonho hwangbo
a524adb1b9
Fix icenet-loopback clock and reset domain ( #1612 )
...
* Fix
* Bump icenet
* revert icenet bump | fix harnessbinders
2023-10-06 08:34:15 -07:00
Jerry Zhao
7106200d9d
Fix HarnessClockInstantiatorEx doc reference
2023-09-20 11:46:42 -07:00
Jerry Zhao
9ab5067e35
Update docs on bringup sims
2023-09-20 11:44:43 -07:00
Jerry Zhao
57ee757016
Remove MultiClockHarnessAXIMem
...
Previously, the MultiClockHarnessAXIMem stuff attached SimDRAM over the serial-tl link.
This was done to enable test-chip-like simulations, where the HarnessBinder/BridgeBinder
would effectively implement a similar system as what would go on the bringup platform.
Now that multi-chip-tops are supported, and co-simulation of the ChipTop and the BringupTop
are supported, we can remove all this old Harness-level stuff to reduce duplication
2023-09-16 09:47:47 -07:00
abejgonzalez
284f276fbb
Remove Dromajo + documentation
2023-09-08 14:28:10 -07:00
Abraham Gonzalez
48dcce2204
Merge pull request #1588 from ucb-bar/cospike-integration
...
Replace Dromajo FireSim bridge with Cospike
2023-09-05 11:58:07 -07:00
Jerry Zhao
8c55fef690
Merge pull request #1584 from ucb-bar/jerryz123-patch-1
...
Clarify fragments in ChipLikeRocketConfigs.scala
2023-09-04 15:33:00 -07:00
abejgonzalez
44f042a152
Merge remote-tracking branch 'origin/main' into cospike-integration
2023-08-30 18:06:31 -07:00
abejgonzalez
a48746f113
Deprecate Dromajo in FireSim, use cospike
...
Move Cospike to testchipip
2023-08-30 17:55:04 -07:00
abejgonzalez
c7f1fe220d
Enable precommit | Format files
2023-08-28 14:56:55 -07:00
Jerry Zhao
00cd8575ca
Clarify fragments in ChipLikeRocketConfigs.scala
2023-08-26 16:57:53 -07:00
Jerry Zhao
fae344e1c1
Merge pull request #1580 from ucb-bar/vcospike
...
Support variable VLEN cosim
2023-08-22 17:51:03 -07:00
Jerry Zhao
886b6701a8
Support variable VLEN cosim
2023-08-22 14:55:05 -07:00
Jerry Zhao
5495d05aa0
Bump to latest rocket-chip
2023-08-22 11:28:57 -07:00
Jerry Zhao
ed96a11a26
Merge pull request #1576 from ucb-bar/rocket-async
...
Fix asyncqueue depth in ChipLikeRocketConfig
2023-08-16 10:09:57 -07:00
Jerry Zhao
453903dbc7
Fix asyncqueue depth in ChipLikeRocketConfig
2023-08-15 15:29:04 -07:00
Jerry Zhao
1655b12939
Bump spike to latest
2023-08-15 13:42:49 -07:00
Jerry Zhao
387b51ef95
Put ClockBinder Fragmenters in the correct clock domain
2023-07-20 10:12:40 -07:00
Jerry Zhao
dfb991770a
Fix FIFO-fixing
...
Fragmenter infront of FIFO-fixer needs to track way too many source-Ids
2023-07-19 18:41:49 -07:00
Jerry Zhao
47faa5a605
Merge pull request #1530 from ucb-bar/bumpspike
...
Bump spike | support M-mode only cosim
2023-07-14 11:26:53 -07:00
Jerry Zhao
4a1418dde2
Support m-mode only cospike
2023-07-12 18:33:50 -07:00
Jerry Zhao
fce7e4c5aa
Bump to latest spike
2023-07-12 18:33:49 -07:00
abejgonzalez
783084f0ca
Fix for modern CY
2023-07-12 16:24:04 -07:00
Sriram Sridhar
6f8041bf82
UPF Generation
2023-07-12 14:19:23 -07:00
Jerry Zhao
8a931d9258
Merge branch 'main' into readd-better-peripherals
2023-07-09 18:23:30 -07:00
Jerry Zhao
984ea24650
Apply suggestions from code review
...
Co-authored-by: Abraham Gonzalez <abe.j.gonza@gmail.com >
2023-07-05 14:57:10 -07:00
-T.K.-
cbce5ffa56
FIX: fix SPI Flash base address
...
Change to match the standardized memory map suggested [here](https://docs.google.com/presentation/d/18qrFsHImYO4OJEpl8oQ_g3m2dc6a2Q0LppnVxTX-19I/edit#slide=id.g1c27f282ad8_0_54 )
2023-06-20 15:20:19 -07:00
Jerry Zhao
879e13388b
Fix default WithSPIFlash tests
2023-06-20 10:24:48 -07:00
Jerry Zhao
0da0361a71
Fix broken docs link
2023-06-19 06:16:43 -07:00
Jerry Zhao
563897ba22
Add WithUARTInitBaud/fix firesim uart configs
2023-06-19 06:03:56 -07:00
Jerry Zhao
0de74215a1
Restore original default parameter order for WithUART/WithSPIFlash
2023-06-19 05:03:59 -07:00
Jerry Zhao
10ce4ee91a
Revert "Revert "Merge pull request #1511 from ucb-bar/improve-peripheral""
...
This reverts commit cb24cf8955 .
2023-06-19 05:00:25 -07:00
Jerry Zhao
cb24cf8955
Revert "Merge pull request #1511 from ucb-bar/improve-peripheral"
...
This reverts commit 4d8b3f9dbf , reversing
changes made to d287fed654 .
2023-06-15 14:13:56 -07:00
Jerry Zhao
ccc77a02aa
Revert "[ci skip] Fix broken docs link"
...
This reverts commit 8e39fe1fa1 .
2023-06-15 14:13:11 -07:00
Jerry Zhao
8e39fe1fa1
[ci skip] Fix broken docs link
2023-06-14 18:37:37 -07:00
-T.K.-
62825df3b9
FIX: fix typo
2023-06-13 19:14:15 -07:00
-T.K.-
8ddd8f6184
FIX: fix typo
2023-06-13 19:13:19 -07:00
-T.K.-
c478d056e7
ADD: add documentation
2023-06-13 18:40:14 -07:00
-T.K.-
485dbcc482
ADD: add support for multiple peripherals of same kind
2023-06-13 18:19:34 -07:00
Jerry Zhao
4464e12d82
Merge remote-tracking branch 'origin/main' into tetheredsim
2023-06-13 15:32:08 -07:00
Jerry Zhao
d287fed654
Merge pull request #1495 from ucb-bar/shuttle
...
Add dual-issue in-order "shuttle" core
2023-06-13 15:29:39 -07:00
Jerry Zhao
309bfde21e
[ci skip] add more comments to ShuttleConfigs
2023-06-13 15:27:59 -07:00
Jerry Zhao
d029e88bbf
Merge remote-tracking branch 'origin/main' into tetheredsim
2023-06-13 11:25:39 -07:00
Jerry Zhao
a486194d3d
Merge branch 'main' into shuttle
2023-06-13 11:01:19 -07:00
Jerry Zhao
fa6d77237e
Merge pull request #1431 from ucb-bar/bankedspad
...
Support banked/partitioned scratchpads
2023-06-13 10:57:31 -07:00
Jerry Zhao
b7c27a63e5
Merge branch 'main' into tetheredsim
2023-06-12 22:19:11 -07:00
Jerry Zhao
7b05dd199d
Prefetching config should use non-blocking L1D$
2023-06-12 16:47:23 -07:00
Jerry Zhao
903971f32f
Add documentation page indicating existence of prefetchers
2023-06-12 16:47:23 -07:00
Jerry Zhao
5e893ea77c
Add prefetching rocket example config
2023-06-12 16:46:39 -07:00
Jerry Zhao
486176999e
Update NoC example config to match new PRCI organization
2023-06-10 22:32:03 -07:00