wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
975 Commits 1 Branch 0 Tags
ac5235e5ed6225b6fb5d8f00a45d035a0e53cf2a
Commit Graph

170 Commits

Author SHA1 Message Date
Jerry Zhao
ac5235e5ed Revamp the config system for Top/Harness (#347) 
* Refactor how Configs parameterize the Top and TestHarnesses

* Bump sha3, testchipip, icenet, firesim
 2020-01-21 20:44:54 -08:00
Abraham Gonzalez
9e2726a251 Add UART and UARTAdapter to all configs (#348) 
* [uart] add uart adapter | add uart + adapter to all configs

* [uart] bump testchipip | add small documentation in generators section
 2020-01-16 11:33:46 -08:00
Abraham Gonzalez
9df81ccb16 [sha3] point to README for SW (#378) 
* [sha3] point to README for SW [skip ci]

* [sha3] bump sha3 repo for doc. changes [ci skip]
 2020-01-16 11:33:04 -08:00
Howard Mao
1e0c5c5ac6 add checksum offload support to NIC 2019-12-16 09:02:01 -08:00
Howard Mao
cc564e0bfe add example NIC configuration 2019-12-16 09:02:01 -08:00
alonamid
56770a1a4c Gemmini Integration (#356) 
* gemmini submodule

* fix build.sbt

* firechip gemmini config

* bump gemmini

* bump gemmini

* bump gemmini

* fix hwacha typo

* start gemmini docs

* bump gemmini

* gemmini docs

* Update Gemmini RST. Add quick-build instructions to Gemmini RST

* start gemmini CI

* bump gemmini

* gemmini CI fixes

* bump gemmini

* fix simulator name in gemmini CI

* cleanup gemmini CI

* bump esp-isa-sim to include gemmini

* update gemmini docs

* [ci skip] fix gemmini docs typos

* Update Gemmini.rst

Add instructions on building Gemmini programs, or writing your own programs.

* Changed order of VCS and Verilator in Gemmini docs

* Remove "make your own tests" from Gemmini README

* bump gemmini

* try to fix midasexamples CI
 2019-12-14 01:36:42 -08:00
Colin Schmidt
86a473dbf6 Bump all submodules for chisel 3.2.0 and rocket-chip august-2019 (#358) 
* Bump all submodules for chisel 3.2.0 and rocket-chip august-2019

* Fix subprojects that aren't tested from normal sims

* Fix firechip for chisel 3.2.0 and rc bump

* Bump boom for bug fix rebase

* [sbt] Don't rely on target-rtl symlink when FireSim is top [no ci]

* Bump boom for rc bump fix to bug fix

* Bump FireSim for CI check

* Bump FireSim

* Bump submodules after merge
 2019-12-12 13:39:09 -08:00
Abraham Gonzalez
c0564d319b Control Core Example (#361) 
* [example] add control core config example

* [example] move control core to last hartid

* [example] expand MaxHartIdBits when adding a core
 2019-12-09 21:06:57 -08:00
abejgonzalez
33a4a9726d [boom] bump boom 2019-12-04 11:18:21 -08:00
Howard Mao
f1346a2d91 FireSim generator should also produce hwacha test suite makefrag rules 2019-11-22 11:06:54 -08:00
Nathan Pemberton
6d2f102a7e Shallow clone sha3 2019-11-12 19:42:36 -05:00
Nathan Pemberton
6ca1715b47 Bump firemarshal to not initialize linux by default. This bumps the sha3 
generator to include the software workloads (moved from marshal). As a
result, the sha3 generator submodule is not initialized by default
(because it now has a copy of linux).
 2019-11-12 17:18:02 -05:00
Howard Mao
05af2f9a9c Fix tracegen target and add to CI 2019-10-21 09:55:40 -07:00
Abraham Gonzalez
ced4d2eea0 Merge pull request #314 from ucb-bar/master 
`master` fixes into `dev`
 2019-10-18 21:05:29 -04:00
abejgonzalez
929110f562 add large boom hwacha config 2019-10-18 16:18:16 -07:00
Albert Magyar
0d5bcf9c0d Add FireChip target with Verilog blackbox (#297) 
Co-Authored-By: Abraham Gonzalez <abe.j.gonza@gmail.com>
 2019-10-16 14:31:58 -07:00
David Biancolin
8c28f03ba1 [FireChip] Remove by3 clock division FASED config 2019-10-13 14:08:10 -04:00
Abraham Gonzalez
9babeb9743 Remove BuildRoCC param 2019-10-13 08:41:21 -07:00
abejgonzalez
d6bcf2870f cleaner test for hwacha param 2019-10-13 08:37:38 -07:00
abejgonzalez
a3b2d40d08 Merge remote-tracking branch 'origin/dev' into add-hwacha-tests 2019-10-13 07:07:52 -07:00
Abraham Gonzalez
2bd19d33bc basic working example of checking for hwacha 2019-10-10 21:00:41 +00:00
Abraham Gonzalez
526da162dd update scala test suite 2019-10-10 18:27:02 +00:00
Abraham Gonzalez
480397ea09 Merge pull request #277 from ucb-bar/hetero-linux 
FireSim Support for Hetero-Linux + FireSim Cleanup
 2019-10-09 22:14:50 -07:00
Abraham Gonzalez
64fefca35e remove printf mixin in original config 2019-10-10 01:38:02 +00:00
Abraham Gonzalez
84a54ad36a add a separate config 2019-10-10 01:37:32 +00:00
Abraham Gonzalez
33aa42b937 add mixin to sha3 config 2019-10-10 01:24:38 +00:00
Abraham Gonzalez
61d03fe37d update build.sbt for sha3 to build midastargetutils | have midas printf parameterized in sha3 2019-10-10 00:46:04 +00:00
Abraham Gonzalez
1318797842 remove double boom imports 2019-10-08 01:20:07 +00:00
Abraham Gonzalez
ce2a1a5b5b [firechip] remove fireboom DUT, remove ExcludeInvalidBoomAssertions mixin 2019-10-08 01:03:47 +00:00
Jerry Zhao
95c20502bf [firechip] Avoid importing large namespaces 2019-10-07 17:31:23 -07:00
Jerry Zhao
5940dfff14 [system] Comment on hart-ordering restriction 2019-10-07 17:27:47 -07:00
Jerry Zhao
543ed91ff1 Merge branch 'dev' into heterofix 2019-10-07 17:25:32 -07:00
Jerry Zhao
331a2a6dda Fix FireChip MultiCycleRegfileImp mixin 2019-10-07 17:23:44 -07:00
Jerry Zhao
4cba46c4e0 [system] Elaborate tiles in order of hartid 2019-10-07 00:21:54 -07:00
David Biancolin
9f42db804c [FireChip] Add an alias for L2 Config Mixins 2019-10-06 22:49:35 +00:00
David Biancolin
92267c1a73 Merge remote-tracking branch 'origin/goldengate-firrtl-stage' into dev 2019-10-06 21:34:28 +00:00
Albert Ou
577cede749 sha3: Bump for RTL fixes/optimizations 2019-10-06 01:18:28 -07:00
David Biancolin
aa6e09f800 Rename Endpoint -> Bridge 2019-10-06 03:32:50 +00:00
David Biancolin
53f58f6baa Support serializable endpoints; Golden Gate stage 2019-10-04 14:54:26 -07:00
David Biancolin
7c0bb51242 [firechip] Update scalatest suite 2019-10-04 18:16:14 +00:00
David Biancolin
5845862525 [Firechip] Push FASED configs into TargetConfigs.scala 2019-10-04 18:16:14 +00:00
David Biancolin
4df478f23a [firechip] Remove SimConfigs 2019-10-04 18:16:13 +00:00
Albert Ou
d1e3cc558b firechip: Add FireSimRocketChipSha3L2Config 2019-10-04 01:09:53 +00:00
Albert Ou
4bf982ad09 sha3: Bump RTL for tutorial enhancements 2019-10-03 20:30:03 +00:00
David Biancolin
b6400cbb0c Merge pull request #242 from ucb-bar/midas2-endpoint-rework 
Golden Gate / Firesim Module-Based Endpoint System
 2019-09-30 13:27:11 -04:00
abejgonzalez
9b55ebd3da Merge remote-tracking branch 'origin/dev' into spike-fesvr [ci skip] 2019-09-27 10:04:23 -07:00
abejgonzalez
932357ef56 cleaner + more correct documents [ci skip] 2019-09-27 00:29:24 -07:00
David Biancolin
868c2b3b6d [firechip] Make some TracerV tests less strict 2019-09-26 20:49:50 +00:00
David Biancolin
4c45d2e48a [firechip] Support registration of custom endpoint binders 2019-09-26 20:49:03 +00:00
Albert Magyar
c2ce173195 Add Verilog MMIO GCD peripheral example 2019-09-26 01:47:31 -07:00