wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Update comment for AbsoluteFreqHarnessClockInstantiator

Browse Source
This commit is contained in:
Jerry Zhao
2023-05-14 21:48:38 -07:00
parent a207e37725
commit fa91426cf5
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
generators/chipyard/src/main/scala/harness/HarnessClocks.scala
View File

@@ -62,8 +62,8 @@ class ClockSourceAtFreqMHz(val freqMHz: Double) extends BlackBox(Map(
// The AbsoluteFreqHarnessClockInstantiator uses a Verilog blackbox to // The AbsoluteFreqHarnessClockInstantiator uses a Verilog blackbox to
// provide the precise requested frequency. // provide the precise requested frequency.
// This ClockInstantiator cannot be synthesized, run in Verilator, or run in FireSim // This ClockInstantiator cannot be synthesized or run in FireSim
// It is useful for VCS/Xcelium-driven RTL simulations // It is useful for RTL simulations
class AbsoluteFreqHarnessClockInstantiator extends HarnessClockInstantiator { class AbsoluteFreqHarnessClockInstantiator extends HarnessClockInstantiator {
def instantiateHarnessClocks(refClock: Clock, refClockFreqMHz: Double): Unit = { def instantiateHarnessClocks(refClock: Clock, refClockFreqMHz: Double): Unit = {
// connect wires to clock source // connect wires to clock source