more renaming | proper place to git submodule update

This commit is contained in:
Abraham Gonzalez
2019-05-11 18:23:38 -07:00
parent 1ef687605d
commit e109831b0b
3 changed files with 8 additions and 9 deletions

View File

@@ -1,6 +1,6 @@
#!/bin/bash
# create the riscv tools binaries from riscv-boom/boom-template with rocket-chip hash given by riscv-boom
# create the riscv tools/esp tools binaries
# turn echo on and error on earliest command
set -ex

View File

@@ -1,18 +1,15 @@
#!/bin/bash
# build verilator and init submodules with rocket-chip hash given by riscv-boom
# build verilator
# turn echo on and error on earliest command
set -ex
cd $HOME/project
# init all submodules (according to what boom-template wants)
./scripts/init-submodules-no-riscv-tools.sh
cd sims/verisim
if [ ! -d "$HOME/project/sims/verisim/verilator" ]; then
# make boom-template verilator version
# make verilator
make verilator_install
fi

View File

@@ -1,13 +1,15 @@
#!/bin/bash
# create the different verilator builds of BOOM based on arg
# create the different verilator builds arg (subproject)
# turn echo on and error on earliest command
set -ex
# this file assumes cache is updated correctly
# init all submodules
cd $HOME/project
./scripts/init-submodules-no-riscv-tools.sh
# enter the verisim directory and build the specific config
cd $HOME/project/sims/verisim
cd sims/verisim
make clean
make SUB_PROJECT=$1 JAVA_ARGS="-Xmx2G -Xss8M"