wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Rename serialManagerParams -> serialTLManagerParams

Browse Source
This commit is contained in:
Jerry Zhao
2023-05-13 19:25:14 -07:00
parent 3330c23193
commit d4d81f7d22
4 changed files with 14 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
generators/firechip/src/main/scala/BridgeBinders.scala
View File

@@ -113,9 +113,9 @@ class WithAXIOverSerialTLCombinedBridges extends OverrideHarnessBinder({
implicit val p = GetSystemParameters(system)
p(SerialTLKey).map({ sVal =>
val serialManagerParams = sVal.serialManagerParams.get
val axiDomainParams = serialManagerParams.axiMemOverSerialTLParams.get
require(serialManagerParams.isMemoryDevice)
val serialTLManagerParams = sVal.serialTLManagerParams.get
val axiDomainParams = serialTLManagerParams.axiMemOverSerialTLParams.get
require(serialTLManagerParams.isMemoryDevice)
val memFreq = axiDomainParams.getMemFrequency(system.asInstanceOf[HasTileLinkLocations])
ports.map({ port =>