wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix typos

Browse Source
This commit is contained in:
Edward Wang
2017-07-21 10:33:19 -07:00
committed by edwardcwang
parent 80ca2e538f
commit cf0d40f658
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
tapeout/src/main/scala/transforms/macros/Utils.scala
View File

@@ -25,13 +25,13 @@ class FirrtlMacroPort(port: MacroPort) {
// Bundle representing this macro port.
val tpe = BundleType(Seq(
Field(port.clock.name, Flip, ClockType),
Field(port.address.name, Flip, AddrType)) ++
(port.input map (p => Field(p.name, Flip, DataType))) ++
(port.output map (p => Field(p.name, Default, DataType))) ++
Field(port.address.name, Flip, addrType)) ++
(port.input map (p => Field(p.name, Flip, dataType))) ++
(port.output map (p => Field(p.name, Default, dataType))) ++
(port.chipEnable map (p => Field(p.name, Flip, BoolType))) ++
(port.readEnable map (p => Field(p.name, Flip, BoolType))) ++
(port.writeEnable map (p => Field(p.name, Flip, BoolType))) ++
(port.maskPort map (p => Field(p.name, Flip, MaskType)))
(port.maskPort map (p => Field(p.name, Flip, maskType)))
)
val ports = tpe.fields map (f => Port(
NoInfo, f.name, f.flip match { case Default => Output case Flip => Input }, f.tpe))