wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

fix rocket core ref

Browse Source
This commit is contained in:
alonamid
2019-09-25 12:28:39 -07:00
parent c6f5755900
commit b858c76f09
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
docs/Chipyard-Basics/Chipyard-Components.rst
View File

@@ -8,12 +8,13 @@ Generators
The Chipyard Framework currently consists of the following RTL generators: The Chipyard Framework currently consists of the following RTL generators:
Processor Cores Processor Cores
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
**Rocket** **Rocket Core**
An in-order RISC-V core. An in-order RISC-V core.
See :ref:`Rocket` for more information. See :ref:`Rocket Core` for more information.
**BOOM (Berkeley Out-of-Order Machine)** **BOOM (Berkeley Out-of-Order Machine)**
An out-of-order RISC-V core. An out-of-order RISC-V core.