wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

removing seemingly useless override

Browse Source
This commit is contained in:
Lux
2024-01-24 17:24:59 -08:00
parent 5aee69c17a
commit aef7cda172
1 changed files with 1 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
generators/chipyard/src/main/scala/example/GCD.scala
View File

@@ -90,12 +90,7 @@ class GCDMMIOChiselModule(val w: Int) extends Module {
// DOC include start: GCD router // DOC include start: GCD router
class GCDTL(params: GCDParams, beatBytes: Int)(implicit p: Parameters) extends ClockSinkDomain(ClockSinkParameters())(p) { class GCDTL(params: GCDParams, beatBytes: Int)(implicit p: Parameters) extends ClockSinkDomain(ClockSinkParameters())(p) {
val device = new SimpleDevice("gcd", Seq("ucbbar,gcd")) { val device = new SimpleDevice("gcd", Seq("ucbbar,gcd"))
override def describe(resources: ResourceBindings): Description = {
val Description(name, mapping) = super.describe(resources)
Description(name, mapping)
}
}
val node = TLRegisterNode(Seq(AddressSet(params.address, 4096-1)), device, "reg/control", beatBytes=beatBytes) val node = TLRegisterNode(Seq(AddressSet(params.address, 4096-1)), device, "reg/control", beatBytes=beatBytes)
override lazy val module = new GCDImpl override lazy val module = new GCDImpl