wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Merge pull request #240 from ucb-bar/order-fix

Browse Source 
Fix Sha3RocketConfig ordering
This commit is contained in:
Jerry Zhao
2019-09-16 16:01:51 -07:00
committed by GitHub
parent cfb14f26e4 17f1387846
commit a77226cdba
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
generators/example/src/main/scala/RocketConfigs.scala
View File

@@ -103,10 +103,10 @@ class GB1MemoryRocketConfig extends Config(
new freechips.rocketchip.system.BaseConfig)
class Sha3RocketConfig extends Config(
new sha3.WithSha3Accel ++ // add SHA3 rocc accelerator
new WithTop ++
new WithBootROM ++
new freechips.rocketchip.subsystem.WithInclusiveCache ++
new sha3.WithSha3Accel ++ // add SHA3 rocc accelerator
new freechips.rocketchip.subsystem.WithNBigCores(1) ++
new freechips.rocketchip.system.BaseConfig)