wu-arch/chipyard
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Fix icenet-loopback clock and reset domain (#1612)

Browse Source 
* Fix

* Bump icenet

* revert icenet bump | fix harnessbinders
This commit is contained in:
joonho hwangbo
2023-10-06 08:34:15 -07:00
committed by GitHub
parent 6b5d55ccd4
commit a524adb1b9
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
generators/chipyard/src/main/scala/harness/HarnessBinders.scala
View File

@@ -106,7 +106,11 @@ class WithBlockDeviceModel extends OverrideHarnessBinder({
class WithLoopbackNIC extends OverrideHarnessBinder({ class WithLoopbackNIC extends OverrideHarnessBinder({
(system: CanHavePeripheryIceNIC, th: HasHarnessInstantiators, ports: Seq[ClockedIO[NICIOvonly]]) => { (system: CanHavePeripheryIceNIC, th: HasHarnessInstantiators, ports: Seq[ClockedIO[NICIOvonly]]) => {
implicit val p: Parameters = GetSystemParameters(system) implicit val p: Parameters = GetSystemParameters(system)
ports.map { n => NicLoopback.connect(Some(n.bits), p(NICKey)) } ports.map { n =>
withClockAndReset(n.clock, th.harnessBinderReset.asBool) {
NicLoopback.connect(Some(n.bits), p(NICKey))
}
}
} }
}) })